Development of high speed booth multiplier with optimized stuck-at fault implementation
Multiplier is a basic device in many digital systems such as signal processor, calculator and micro controller. Thus a fast multiplier is very important in improving the speed of the digital system. In general, there are two basic approaches to enhance the speed of the multiplier, Booth Algorithm...
Main Authors: | Mohammed Khalid, Muhammad Nazir, Wan Hasan, Wan Zuha, Sulaiman, Nasri, Wagiran, Rahman |
---|---|
Format: | Conference or Workshop Item |
Language: | English |
Published: |
Universiti Putra Malaysia Press
2002
|
Online Access: | http://psasir.upm.edu.my/id/eprint/18396/1/18396.pdf |
Similar Items
-
FPGA implementation of a booth parallel multiplier /
by: 455750 Choot, Teck Boon
Published: (2001) -
High speed multiplier IC design based on booth algorithm
by: Chang, Shuming
Published: (2023) -
Design of High-Speed Multiplier with Optimised Builtinself-Test
by: Wan Hasan, Wan Zuha
Published: (2000) -
March-based SRAM diagnostic algorithm for distinguishing stuck-at and transition faults
by: Mihai, Masnita, et al.
Published: (2009) -
An optimized design of delay-and energy-efficient Booth multiplier
by: Ahsan Rafiq, et al.
Published: (2024-09-01)