Simulation of transport in laterally gated junctionless transistors fabricated by local anodization with an atomic force microscope
In this paper, we have investigated the characteristics and transport features of junctionless lateral gate transistors via measurement and simulations. The transistor is fabricated using an atomic force microscopy (AFM) nanolithography technique on silicon-on-insulator (SOI) wafer. This work develo...
Main Authors: | Larki, Farhad, Dehzangi, Arash, Saion, Elias, Abedini, Alam, Hutagalung, Sabar D., Abdullah, A. Makarimi |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley-VCH Verlag
2013
|
Online Access: | http://psasir.upm.edu.my/id/eprint/28869/1/Simulation%20of%20transport%20in%20laterally%20gated%20junctionless%20transistors%20fabricated%20by%20local%20anodization%20with%20an%20atomic%20force%20microscope.pdf |
Similar Items
-
Pinch-off mechanism in double-lateral-gate junctionless transistors fabricated by scanning probe microscope based lithography
by: Farhad Larki, et al.
Published: (2012-12-01) -
Pinch-off effect in p-type double gate and single gate junctionless silicon nanowire transistor fabricated by atomic force microscopy nanolithography
by: Larki, Farhad, et al.
Published: (2013) -
Fabrication of p-type Double gate and Single gate Junctionless silicon nanowire transistor by Atomic force microscopy nanolithography
by: Dehzangi, Arash, et al.
Published: (2013) -
Study of the side gate junctionless transistor in accumulation region
by: Dehzangi, Arash, et al.
Published: (2016) -
Effect of geometric parameters on the performance of p-type junctionless lateral gate transistors.
by: Farhad Larki, et al.
Published: (2014-01-01)