Fabrication and simulation of lithographically defined junctionless lateral gate silicon nanowire transistors
Nowadays most of the industrial technology in fabrication of transistors is based on the use of semiconductor junctions. Because of the laws of diffusion and the statistical nature of the distribution of the doping atoms in the semiconductor, the formation of ultra-shallow junctions with high doping...
Main Author: | Larki, Farhad |
---|---|
Format: | Thesis |
Published: |
2012
|
Subjects: |
Similar Items
-
Pinch-off mechanism in double-lateral-gate junctionless transistors fabricated by scanning probe microscope based lithography
by: Farhad Larki, et al.
Published: (2012-12-01) -
Effect of lateral Gate Design on the Performance of Junctionless Lateral Gate Transistors
by: Farhad Larki, et al.
Published: (2019-05-01) -
Improved sensing characteristics of dual-gate transistor sensor using silicon nanowire arrays defined by nanoimprint lithography
by: Cheol-Min Lim, et al.
Published: (2017-12-01) -
Junctionless nanosheet gate‐all‐around transistors fabricated on void embedded silicon on insulator substrate
by: Zhiqiang Mu, et al.
Published: (2023-02-01) -
Fabrication of p-type Double gate and Single gate Junctionless silicon nanowire transistor by Atomic force microscopy nanolithography
by: Dehzangi, Arash, et al.
Published: (2013)