Fabrication and simulation of lithographically defined junctionless lateral gate silicon nanowire transistors
Nowadays most of the industrial technology in fabrication of transistors is based on the use of semiconductor junctions. Because of the laws of diffusion and the statistical nature of the distribution of the doping atoms in the semiconductor, the formation of ultra-shallow junctions with high doping...
Main Author: | Larki, Farhad |
---|---|
Format: | Thesis |
Published: |
2012
|
Subjects: |
Similar Items
-
Simulation of transport in laterally gated junctionless transistors fabricated by local anodization with an atomic force microscope
by: Larki, Farhad, et al.
Published: (2013) -
Fabrication of p-type Double gate and Single gate Junctionless silicon nanowire transistor by Atomic force microscopy nanolithography
by: Dehzangi, Arash, et al.
Published: (2013) -
A simulation study of thickness effect in performance of double lateral gate junctionless transistors
by: Larki, Farhad, et al.
Published: (2013) -
Pinch-off effect in p-type double gate and single gate junctionless silicon nanowire transistor fabricated by atomic force microscopy nanolithography
by: Larki, Farhad, et al.
Published: (2013) -
Effect of geometric parameters on the performance of p-type junctionless lateral gate transistors
by: Larki, Farhad, et al.
Published: (2014)