Low power pipelined FFT processor architecture on FPGA

Low power pipelined FFT processor architecture on FPGA

Fast Fourier Transform (FFT) processor is the hardware implementation for FFT algorithms for Discrete Fourier Transform (DFT) which compute any signal in time domain to frequency domain. This processor plays an important role in many applications such as digital video broadcasting, wireless sensor n...

Full description

Bibliographic Details
Main Authors:	Mohd Hassan, Siti Lailatul, Sulaiman, Nasri, Abdul Halim, Ili Shairah
Format:	Conference or Workshop Item
Language:	English
Published:	IEEE 2018
Online Access:	http://psasir.upm.edu.my/id/eprint/36555/1/Low%20power%20pipelined%20FFT%20processor%20architecture%20on%20FPGA.pdf

Similar Items

Pipelined fast Fourier transform (FFT) processor power optimization
by: Mohd Hassan, Siti Lailatul, et al.
Published: (2019)

Low power FFT processor IC
by: Loy, Teck Pui.
Published: (2008)

Modules for Pipelined Mixed Radix FFT Processors
by: Anatolij Sergiyenko, et al.
Published: (2016-01-01)

Genetic algorithm optimization for coefficient of FFT processor
by: Pang, Jia Hong, et al.
Published: (2010)

Pipeline FFT Architectures Optimized for FPGAs
by: Bin Zhou, et al.
Published: (2009-01-01)

Design of a reconfigurable FFT processor using multi-objective genetic algorithm
by: Pang, Jia Hong, et al.
Published: (2010)

Signal-to-noise ratio study on pipelined fast fourier transform processor
by: Hassan, Siti Lailatul, et al.
Published: (2018)

Design of low power and high speed FFT/IFFT processor for UWB system
by: LIU Liang, et al.
Published: (2008-01-01)

Design of low power and high speed FFT/IFFT processor for UWB system
by: LIU Liang, et al.
Published: (2008-01-01)

Design of the 16 - bit pipeline risc processor in FPGA /
by: 226231 Loo, Ai Choo, et al.
Published: (2005)

The Implementation of fast fourier transform (FFT) Radix-2 core processor using VHDL in FPGA-based hardware /
by: Mohd. Nazrin Mohd. Yassin, et al.
Published: (2004)

Design of a linear motor-based magnetic levitation train prototype
by: Mohd Zaidi, Muhammad Syafiq, et al.
Published: (2024)

An ultra-low voltage FFT processor using energy-aware techniques
by: Wang, Alice, 1975-
Published: (2005)

Analysis and optimization of a deeply pipelined FPGA soft processor
by: Cheah, Hui Yan, et al.
Published: (2015)

The Implementation of fast fourier transform (FFT) Radix-2 core processor using VHDL in FPGA-based hardware [electronic resource] /
by: Mohd. Nazrin Mohd. Yassin, et al.
Published: (2004)

RISC processor in pipeline architecture /
by: 364117 Tsen, Yee Sun
Published: (2000)

An FPGA implementation and performance analysis between radix-2 and radix-4 of 4096 point FFT
by: Abbas, Zaid Ali, et al.
Published: (2018)

The iDEA architecture-focused FPGA soft processor
by: Cheah, Hui Yan
Published: (2016)

An area efficient 1024-point low power radix-22 FFT processor with feed-forward multiple delay commutators
by: Le Ba, Ngoc, et al.
Published: (2019)

Development Of An 8-Bit Fpga-Based Asynchronous Risc Pipelined Processor For Data Encryption
by: Pang, Wai Leong
Published: (2003)

Energy-efficient synchronous-logic and asynchronous-logic FFT/IFFT processors
by: Chong, Kwen-Siong, et al.
Published: (2009)

Reconfigurable and Resource Efficient Implementation of a Parallel FFT Core in FPGA
by: Dursun Baran
Published: (2021-12-01)

Pipeline quantum processor architecture for silicon spin qubits
by: Patomäki, SM, et al.
Published: (2024)

Pipeline quantum processor architecture for silicon spin qubits
by: S. M. Patomäki, et al.
Published: (2024-03-01)

Implementation of a low‐power LVQ architecture on FPGA
by: Najoua Chalbi, et al.
Published: (2017-11-01)

RISC-V processor FPGA implementation
by: Tey, Jing Kai
Published: (2024)

Shortest path processor using FPGA /
by: 259595 Rizal Kasyrno Ghazali
Published: (1999)

BinDCT Design and Implementation on FPGA with Low Power Architecture
by: Jabbar, Mohamad Hairol
Published: (2008)

FPGA basic multi-modulation processor design /
by: 387828 Nooraini Mohamed
Published: (2001)

Effect of water cooling and dust removal on solar photovoltaic module efficiency
by: Nik Amran, Nik Muhammad Hazwan, et al.
Published: (2023)

An FPGA implementation of multicore, multithreaded powerPC processors with memory subsystem using Bluespec
by: Yamhure, Alessandro
Published: (2009)

FPGA basic multi-modulation processor design [microfilm] /
by: Nooraini Mohamed
Published: (2001)

Design implementation low energy fast fourier transform/inverse fast fourier transform (FFT/IFFT) processor based on asynchronous-logic
by: Chong, Kwen Siong
Published: (2008)

Corrigendum: Throughput/area optimised pipelined architecture for elliptic curve crypto processor
by: Muhammad Rashid
Published: (2021-01-01)

Low power multicarrier- code division multiple access receiver on field programmable gate array
by: Mohd Hassan, Siti Lailatul, et al.
Published: (2019)

FPGA implementation of 8-bit risc processor core using VHDL /
by: 259884 Mohd. Tahrizi Wan Zoolkifli
Published: (2002)

FPGA implementation of low complexity crest factor reduction in OFDM systems
by: Mohammady, Somayeh, et al.
Published: (2013)

Processor architecture/
by: 290308 Lavington, Simon Hugh
Published: (1976)

PC-based FPGA prototyping system-I/O processor design /
by: 460947 Chua, Lee Ping, et al.
Published: (2005)

Verilog design of bist on AES256 processor core with FPGA implementation /
by: Hew, Kean Yung, 1981-, et al.
Published: (2008)