A survey of on-chip monitors
Systems on Chips (SoCs) architecture complexity is result of integrating a large numbers of cores in a single chip. The approaches should address the systems particular challenges such as reliability, performance, and power constraints. Monitoring became a necessary part for testing, debugging...
Main Authors: | Rahimipour, S., Rokhani, Fakhrul Zaman, Shafie, Suhaidi, El-Azhary, I., Flayyih, W.N. |
---|---|
Format: | Conference or Workshop Item |
Published: |
IEEE
|
Similar Items
-
Investigating the impact of on-chip interconnection noise on dynamic thermal management efficiency
by: Rahimipour, Somayeh, et al.
Published: (2015) -
Investigating the impact of on-chip interconnection noise on dynamic thermal management efficiency
by: Rahimipour, Somayeh, et al.
Published: (2015) -
Tolerating permanent faults in the input port of the network on chip router
by: Mohammed, Hala J., et al.
Published: (2019) -
Reliability analysis of multibit error correcting coding and comparison to hamming product code for on-chip interconnect
by: Chlaab, Asaad Kadhum, et al.
Published: (2020) -
Reliability Analysis of Multibit Error Correcting Coding and Comparison to Hamming Product Code for On-Chip Interconnect
by: Asaad chlab kadum, et al.
Published: (2020-06-01)