On-chip communication system modeling approach for reability analysis focusing on functional failures
The advances in the process technology have shrunk the feature size which has paved the road to higher orders of integration in the recent years. Year by year, the number of components integrated into a single chip is growing. Resulted in larger number of interconnects, the communication between the...
Main Author: | Forooshani, Arash Abtahi |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2012
|
Subjects: | |
Online Access: | http://psasir.upm.edu.my/id/eprint/59772/1/FK%202012%2095IR.pdf |
Similar Items
-
On-chip communication architectures : system on chip interconnect /
by: 367191 Pasricha, Sudeep, et al.
Published: (2008) -
Interconnect-centric design for advanced SoC and NoC /
by: Nurmi, Jari
Published: (2004) -
Embedding delay‐based physical unclonable functions in networks‐on‐chip
by: Prasad Nagabhushanamgari, et al.
Published: (2021-01-01) -
Introduction to advanced system-on-chip test design and optimization /
by: 229912 Larsson, Erik
Published: (2005) -
Power-aware system-on-chip test scheduling based on enhanced rectangle packing algorithm /
by: Sua, Jia Pao, 1984-, et al.
Published: (2010)