Design of 8-bit SAR-ADC CMOS

Successive approximation analog-to-digital converter (ADC) implemented in a conventional 0.18μm CMOS technology with low voltage. The SAR composite of sample-and-hold dummy switch compensation was employed, comparator is low-voltage latched and realized based on current-mode approach, control logic...

ver descrição completa

Detalhes bibliográficos
Principais autores: Hassan, Hur A., Abdul Halin, Izhal, Aris, Ishak, Hassan, Mohd Khair
Formato: Conference or Workshop Item
Idioma:English
Publicado em: IEEE 2009
Acesso em linha:http://psasir.upm.edu.my/id/eprint/68879/1/Design%20of%208-bit%20SAR-ADC%20CMOS.pdf