Tolerating permanent faults in the input port of the network on chip router
Deep submicron technologies continue to develop according to Moore’s law allowing hundreds of processing elements and memory modules to be integrated on a single chip forming multi/many-processor systems-on-chip (MPSoCs). Network on chip (NoC) arose as an interconnection for this large number of pro...
Main Authors: | Mohammed, Hala J., Flayyih, Wameedh Nazar, Rokhani, Fakhrul Zaman |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI
2019
|
Online Access: | http://psasir.upm.edu.my/id/eprint/77838/1/77838.pdf |
Similar Items
-
Tolerating Permanent Faults in the Input Port of the Network on Chip Router
by: Hala J. Mohammed, et al.
Published: (2019-02-01) -
Reliability analysis of multibit error correcting coding and comparison to hamming product code for on-chip interconnect
by: Chlaab, Asaad Kadhum, et al.
Published: (2020) -
Reliability Analysis of Multibit Error Correcting Coding and Comparison to Hamming Product Code for On-Chip Interconnect
by: Asaad chlab kadum, et al.
Published: (2020-06-01) -
Lightweight hamming product code based multiple bit error correction coding scheme using shared resources for on chip interconnects
by: Chlaab, Asaad Kadhum, et al.
Published: (2020) -
Investigating the impact of on-chip interconnection noise on dynamic thermal management efficiency
by: Rahimipour, Somayeh, et al.
Published: (2015)