Multiple and solid data background scheme for testing static single cell faults on SRAM memories
Memory testing is a method that requires an algorithm capable of detecting faulty memory as comprehensively as possible to facilitate the efficient manufacture of fault free memory products. Therefore, the purpose of this thesis is to introduce a Data Background (DB) scheme to generate an optimal...
Main Author: | Zakaria, Nor Azura |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | http://psasir.upm.edu.my/id/eprint/84183/1/FK%202013%20142%20-%20ir.pdf |
Similar Items
-
The Design of Low Power CMOS SRAM Subsystems
by: Lee, Chu Liang
Published: (2001) -
Design of CMOS potentiostat for low-concentration heavy metal detection
by: Raeisinafchi, Mehran
Published: (2015) -
Design of 8-Bit CMOS Digital to Analog Converter
by: Tan, Gim Heng
Published: (2001) -
Design of a wide-range CMOS digital delay line with sub-picosecond jitter for image sensor applications
by: Abdulrazzaq, Bilal Isam
Published: (2016) -
Design of a low-noise low-power front-end readout circuit for neutron detection using 130nm CMOS technology
by: Aimaier, Nueraimaiti
Published: (2015)