A Monolithic 622MB/S Half Rate Clock And Data Recovery Circuit Utilizing A Novel Linear Phase Detector.
Clock and data recovery (CDR) circuits are crucial components in high speed transceivers. In order to ensure synchronization between data and clock in the most economic way, clock information is embedded into the transmitted data stream.
Main Authors: | Chen, Hau Jiun, Azni Zulkifli, Tun Zainal, Abdul Aziz, Zulfiqar Ali, Mohd Noh, Norlaili |
---|---|
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2004
|
Subjects: | |
Online Access: | http://eprints.usm.my/15178/1/monolithic.pdf |
Similar Items
-
Design of Tuneable CMOS Up-Conversion Mixer for RF Integrated
Circuit.
by: Ramiah, Harikrishnan, et al.
Published: (2004) -
Clock Gating Assertion Check An Approach Towards Efficient Verification Closure On Clock Gating Functionality
by: Wang, Jian Zhong
Published: (2017) -
Clock Gating Technique For Power Reduction In Digital Design
by: Khor, Peng Lim
Published: (2012) -
Clock Distribution Network Building Algorithm For Multiple Ips In System On A Chip
by: Tan , Tze Liang
Published: (2017) -
Fruit-Fly Based Searching Algorithm For Cooperative Swarming Robotic System
by: Abidin, Zulkifli Zainal
Published: (2013)