Clock Distribution Network Building Algorithm For Multiple Ips In System On A Chip
In this project, an algorithm is proposed and developed to build the global CDN that is used to distribute the clocks to all partitions in the SoC using the channels available between partitions. The conventional method of building the global CDN involves manual interventions which decrease the g...
Main Author: | Tan , Tze Liang |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2017
|
Subjects: | |
Online Access: | http://eprints.usm.my/39582/1/Tan_Tze_Liang_24_Pages.pdf |
Similar Items
-
Clock Gating Technique For Power Reduction In Digital Design
by: Khor, Peng Lim
Published: (2012) -
Modeling Of Vertical Side Chip Interconnect Technology For 3-Dimensional Packaging
by: Tan , Ai Heong
Published: (2015) -
High Frequency Signaling Analysis
Of Inter-Chip Package Routing
For Multi-Chip Package
by: Yong, Khang Choong
Published: (2013) -
Clock Gating Assertion Check An Approach Towards Efficient Verification Closure On Clock Gating Functionality
by: Wang, Jian Zhong
Published: (2017) -
Electrostatic Discharge For Sysyem On Chip Applications
by: Yuet, Cheryl She Siew
Published: (2017)