A Study On Power Reduction Techniques For Comparator Based On Body Biasing
The growth of portable electronic devices in consumer market has led to the innovation of low power design. Furthermore, the scaling down of CMOS process technology has increased the transistor density. As a result, the device has higher functionality but more power is consumed per area unit. Hence...
Main Author: | Osman, Nor Fatihah |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2014
|
Subjects: | |
Online Access: | http://eprints.usm.my/40745/1/NOR_FATIHAH_BINTI_OSMAN_24_Pages.pdf |
Similar Items
-
Clock Gating Technique For Power Reduction In Digital Design
by: Khor, Peng Lim
Published: (2012) -
Improved Techniques For Power
Consumption Reduction In
Portable Two-Way Radio
by: Adrian, Lim Hooi Jin
Published: (2013) -
An Electro-Optical Technique For The Measurement Of Temperature Of High Potential Bodies.
by: Ajmal, Ms T, et al.
Published: (2006) -
Peak To Average Power Ratio Reduction In
Wireless Orthogonal Frequency Division
Multiplexing
by: Wahab, Aeizaal Azman Abdul
Published: (2014) -
Investigating T-Way Test Data Reduction
Strategy Using Particle Swarm
Optimization Technique
by: Zamli, Kamal Zuhairi
Published: (2012)