Design Of Multiply-By-Two Amplifier For 1.5 Bit Pipelined Analogue-To-Digital Converter Application
This report explain about the design of multiply-by-two amplifier for Analogue-To-Digital Converter. The specification of the operational amplifier is 40dB of gain, and 1MHz cut-off frequency. Silterra 0.13um process technology is used in this work. The amplifier topology used in this research is Fo...
| Main Author: | |
|---|---|
| Format: | Thesis |
| Language: | English |
| Published: |
2014
|
| Subjects: | |
| Online Access: | http://eprints.usm.my/41078/1/TENG_JIN_CHUNG_24_Pages.pdf |
| _version_ | 1825834363099545600 |
|---|---|
| author | Teng , Jin Chung |
| author_facet | Teng , Jin Chung |
| author_sort | Teng , Jin Chung |
| collection | USM |
| description | This report explain about the design of multiply-by-two amplifier for Analogue-To-Digital Converter. The specification of the operational amplifier is 40dB of gain, and 1MHz cut-off frequency. Silterra 0.13um process technology is used in this work. The amplifier topology used in this research is Folded cascode which gives larger output swing. Differential pairs Common-mode feedback is used to overcome the mismatch of source current and to fix the folded cascode output voltage level at 350mV. The proposed design was able to achieve DC gain of 44.77dB and 1.06MHz cut-off frequency. The designed amplifier power consumption is very low, which is 9.598mW. Figure of merit of this design are |
| first_indexed | 2024-03-06T15:21:37Z |
| format | Thesis |
| id | usm.eprints-41078 |
| institution | Universiti Sains Malaysia |
| language | English |
| last_indexed | 2024-03-06T15:21:37Z |
| publishDate | 2014 |
| record_format | dspace |
| spelling | usm.eprints-410782018-07-17T08:37:11Z http://eprints.usm.my/41078/ Design Of Multiply-By-Two Amplifier For 1.5 Bit Pipelined Analogue-To-Digital Converter Application Teng , Jin Chung TK7800-8360 Electronics This report explain about the design of multiply-by-two amplifier for Analogue-To-Digital Converter. The specification of the operational amplifier is 40dB of gain, and 1MHz cut-off frequency. Silterra 0.13um process technology is used in this work. The amplifier topology used in this research is Folded cascode which gives larger output swing. Differential pairs Common-mode feedback is used to overcome the mismatch of source current and to fix the folded cascode output voltage level at 350mV. The proposed design was able to achieve DC gain of 44.77dB and 1.06MHz cut-off frequency. The designed amplifier power consumption is very low, which is 9.598mW. Figure of merit of this design are 2014 Thesis NonPeerReviewed application/pdf en http://eprints.usm.my/41078/1/TENG_JIN_CHUNG_24_Pages.pdf Teng , Jin Chung (2014) Design Of Multiply-By-Two Amplifier For 1.5 Bit Pipelined Analogue-To-Digital Converter Application. Masters thesis, Universiti Sains Malaysia. |
| spellingShingle | TK7800-8360 Electronics Teng , Jin Chung Design Of Multiply-By-Two Amplifier For 1.5 Bit Pipelined Analogue-To-Digital Converter Application |
| title | Design Of Multiply-By-Two Amplifier For 1.5 Bit Pipelined Analogue-To-Digital Converter Application |
| title_full | Design Of Multiply-By-Two Amplifier For 1.5 Bit Pipelined Analogue-To-Digital Converter Application |
| title_fullStr | Design Of Multiply-By-Two Amplifier For 1.5 Bit Pipelined Analogue-To-Digital Converter Application |
| title_full_unstemmed | Design Of Multiply-By-Two Amplifier For 1.5 Bit Pipelined Analogue-To-Digital Converter Application |
| title_short | Design Of Multiply-By-Two Amplifier For 1.5 Bit Pipelined Analogue-To-Digital Converter Application |
| title_sort | design of multiply by two amplifier for 1 5 bit pipelined analogue to digital converter application |
| topic | TK7800-8360 Electronics |
| url | http://eprints.usm.my/41078/1/TENG_JIN_CHUNG_24_Pages.pdf |
| work_keys_str_mv | AT tengjinchung designofmultiplybytwoamplifierfor15bitpipelinedanaloguetodigitalconverterapplication |