Design Of Multiply-By-Two Amplifier For 1.5 Bit Pipelined Analogue-To-Digital Converter Application
This report explain about the design of multiply-by-two amplifier for Analogue-To-Digital Converter. The specification of the operational amplifier is 40dB of gain, and 1MHz cut-off frequency. Silterra 0.13um process technology is used in this work. The amplifier topology used in this research is Fo...
Main Author: | Teng , Jin Chung |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2014
|
Subjects: | |
Online Access: | http://eprints.usm.my/41078/1/TENG_JIN_CHUNG_24_Pages.pdf |
Similar Items
-
8 Bit Cmos Hybrid Digital-To-Analog
Converter For Bluetooth Low Energy
Application
by: Rosli, Alia
Published: (2019) -
A Study And Development Of Digital Control Technique For Power Factor Correction Using Pre-Calculated Algorithm With A Low Cost 8-Bit Microcontroller
by: Liau , Wei Chun
Published: (2013) -
Performance Analysis Of Different Hash Functions Using Bloom Filter For Network Intrusion Detection Systems In 32-Bit And 64-Bit Computer Operation Mode.
by: Tan , Beng Ghee
Published: (2016) -
Design of dual-input two phase dc/dc converter with modified pulse width modulation (mpwm)
by: Abu Bakar, Afarulrazi
Published: (2019) -
Evaluation Of 28nm 10 Bit Adc Using Ramp And Sinusoidal Histogram Methodologies
by: Wan Ismail, Wan Mohd Fahmi
Published: (2015)