Method For Validating The Integrity Of Clock Network Signal In Fpga Device
| Main Author: | |
|---|---|
| Format: | Thesis |
| Language: | English |
| Published: |
2015
|
| Subjects: | |
| Online Access: | http://eprints.usm.my/41500/1/MAYA_BINTI_ABU_BAKAR_24_Pages.pdf |
| _version_ | 1825834441106259968 |
|---|---|
| author | Bakar, Maya Abu |
| author_facet | Bakar, Maya Abu |
| author_sort | Bakar, Maya Abu |
| collection | USM |
| first_indexed | 2024-03-06T15:22:47Z |
| format | Thesis |
| id | usm.eprints-41500 |
| institution | Universiti Sains Malaysia |
| language | English |
| last_indexed | 2024-03-06T15:22:47Z |
| publishDate | 2015 |
| record_format | dspace |
| spelling | usm.eprints-415002018-08-24T07:09:47Z http://eprints.usm.my/41500/ Method For Validating The Integrity Of Clock Network Signal In Fpga Device Bakar, Maya Abu TK7800-8360 Electronics 2015 Thesis NonPeerReviewed application/pdf en http://eprints.usm.my/41500/1/MAYA_BINTI_ABU_BAKAR_24_Pages.pdf Bakar, Maya Abu (2015) Method For Validating The Integrity Of Clock Network Signal In Fpga Device. Masters thesis, Universiti Sains Malaysia. |
| spellingShingle | TK7800-8360 Electronics Bakar, Maya Abu Method For Validating The Integrity Of Clock Network Signal In Fpga Device |
| title | Method For Validating The Integrity Of Clock Network Signal In Fpga Device
|
| title_full | Method For Validating The Integrity Of Clock Network Signal In Fpga Device
|
| title_fullStr | Method For Validating The Integrity Of Clock Network Signal In Fpga Device
|
| title_full_unstemmed | Method For Validating The Integrity Of Clock Network Signal In Fpga Device
|
| title_short | Method For Validating The Integrity Of Clock Network Signal In Fpga Device
|
| title_sort | method for validating the integrity of clock network signal in fpga device |
| topic | TK7800-8360 Electronics |
| url | http://eprints.usm.my/41500/1/MAYA_BINTI_ABU_BAKAR_24_Pages.pdf |
| work_keys_str_mv | AT bakarmayaabu methodforvalidatingtheintegrityofclocknetworksignalinfpgadevice |