A 0.8 – 2.4 Gbps Driver With Adjustable De-Emphasis Scheme For Ddr3 Memory Interface
The need for greater memory bandwidth to boost the computer system performance has driven system memory evolution to Double Data Rate Synchronous Dynamic Read Access Memory (DDR SDRAM) technologies. Trends to maximize memory bandwidth have caused Inter-Symbol Interference (ISI) become significant wh...
Main Author: | Lim, Zong Zheng |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2014
|
Subjects: | |
Online Access: | http://eprints.usm.my/46138/1/Lim%20Zong%20Zheng24.pdf |
Similar Items
-
Design of time-predictable architecture and DDR memory bank allocation for COTS multi-cores
by: Vasudevan, Sriram
Published: (2020) -
A novel design of 8-Gbps IR-UWB pulse generator
by: Mohammed, Ahmed R., et al.
Published: (2012) -
A novel design of 4-Gbps and 6-Gbps IR-UWB pulse generator
by: Al-Khateeb, Khalid A. Saeed, et al.
Published: (2011) -
Correlation analysis of power consumption by ATPG test with library data of a DDR memory controller design
by: Wang, Yunlong
Published: (2018) -
De-Emphasis of Distracting Image Regions Using Texture Power Maps
by: Su, Sara L., et al.
Published: (2005)