Clock Gating Assertion Check An Approach Towards Efficient Verification Closure On Clock Gating Functionality
One of the power reduction techniques widely used in Register Transfer Level (RTL) stage of a design is clock gating. However, the addition of clock gating logics has increased the complexity of a design and therefore considerable amount of verification effort is required. The conventional verificat...
Main Author: | Wang, Jian Zhong |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2017
|
Subjects: | |
Online Access: | http://eprints.usm.my/46474/1/Clock%20Gating%20Assertion%20Check%20An%20Approach%20Towards%20Efficient%20Verification%20Closure%20On%20Clock%20Gating%20Functionality.pdf |
Similar Items
-
Clock Gating Technique For Power Reduction In Digital Design
by: Khor, Peng Lim
Published: (2012) -
CMOS technology for increasing efficiency of clock gating techniques using tri-state buffer
by: Mohammed, Maan Hameed, et al.
Published: (2017) -
Low power 130 nm CMOS Johnson Counter with clock gating technique
by: Amran, Nur Syuhadah, et al.
Published: (2018) -
Low Power Design Of 8b/10b Encoder And 10b/8b Decoder Using Clock Gating Technique
by: Ong, Ji Xian
Published: (2017) -
Chess digital clock
by: Rosmira, Roslan
Published: (2008)