Design Of An 8 Bit Receiver Based On FPGA
This project is developed in purpose to design and build a receiver in UART (Universal Asynchronous Receive Transmit) based on FPGA (Field Programmable Gate Array). There are two main parts associated in developing this receiver including software development and hardware installation. The most im...
Main Author: | Mohammad, Haidzir |
---|---|
Format: | Monograph |
Language: | English |
Published: |
Universiti Sains Malaysia
2006
|
Subjects: | |
Online Access: | http://eprints.usm.my/58612/1/Design%20Of%20An%208%20Bit%20Receiver%20Based%20On%20FPGA_Haidzir%20Mohammad_E3_2006_ESAR.pdf |
Similar Items
-
Peranti Masukan Dan Keluaran 8 Bit Dengan Menggunakan FPGA
by: Abd Razak, Mohd Pasha
Published: (2006) -
Analysis of FPGA design methods using AN 8 BIT ALU
by: Mohd Zin, Rosnah
Published: (2005) -
Design of an OFDM transmitter and receiver using FPGA
by: Loo, Kah Cheng
Published: (2004) -
VHDL design of A 32-Bit RISC processor core for FPGA implementation
by: Marsono, Muhammad Nadzir
Published: (2001) -
Design and implementation of OFDM transmitter and receiver on FPGA hardware
by: Kadiran, Kamaru Adzha
Published: (2005)