14-BIT CMOS hybrid differential DAC for high-resolution sar ADC using VLSI implementation
The advent of highly integrated electronic devices with digitalised architectures have paved the way for the innovation of numerous analogue-to-digital converter (ADC) iterations, such as the successive-approximation-register (SAR) analogue-to-digital converters which benefit from the downscaling in...
Main Author: | Khoo, Matthew Kah Wen |
---|---|
Format: | Thesis |
Language: | English English English |
Published: |
2022
|
Subjects: | |
Online Access: | http://eprints.uthm.edu.my/10965/4/24p%20MATTHEW%20KHOO%20KAH%20WEN.pdf http://eprints.uthm.edu.my/10965/2/MATTHEW%20KHOO%20KAH%20WEN%20COPYRIGHT%20DECLARATION.pdf http://eprints.uthm.edu.my/10965/3/MATTHEW%20KHOO%20KAH%20WEN%20WATERMARK.pdf |
Similar Items
-
A 1.8v 10-Bit 100ms/S Fully Differential Pipelined Adc In Cmos 0.18um Process Technology
by: Khoo , Boon Hee
Published: (2017) -
Design of 8-bit SAR-ADC CMOS
by: Hassan, Hur A., et al.
Published: (2009) -
8-bit CMOS asynchronous dynamic reference ADC
by: Ng, Xiang Yang
Published: (2024) -
A 14-Bit Pseudo-Differential Current-Source Resistor-String Hybrid Digital-To-Analogue (DAC) Converter With Low Power Consumption
by: Chang, Hui Yi
Published: (2017) -
100 MS/s, 10-bit ADC using pipelined successive approximation
by: Sarafi, Sahar, et al.
Published: (2014)