A low power and fast CMOS arithmetic logic unit
This thesis presents the design of a low power and fast Complimentary Metal-Oxide- Semiconductor (CMOS) Arithmetic Logic Unit (ALU). ALU is one of the most important parts of a digital computer which is designed to do the arithmetic and logic operations, including bit shifting operation that need...
| Main Author: | |
|---|---|
| Format: | Thesis |
| Language: | English English English |
| Published: |
2015
|
| Subjects: | |
| Online Access: | http://eprints.uthm.edu.my/1408/2/NUR%20UMAIRA%20%20ZULKIFLI%20COPYRIGHT%20DECLARATION.pdf http://eprints.uthm.edu.my/1408/1/24p%20NUR%20UMAIRA%20%20ZULKIFLI.pdf http://eprints.uthm.edu.my/1408/3/NUR%20UMAIRA%20%20ZULKIFLI%20WATERMARK.pdf |
| _version_ | 1796868454040469504 |
|---|---|
| author | Zulkifli, Nur Umaira |
| author_facet | Zulkifli, Nur Umaira |
| author_sort | Zulkifli, Nur Umaira |
| collection | UTHM |
| description | This thesis presents the design of a low power and fast Complimentary Metal-Oxide-
Semiconductor (CMOS) Arithmetic Logic Unit (ALU). ALU is one of the most
important parts of a digital computer which is designed to do the arithmetic and logic
operations, including bit shifting operation that need to be done for almost any data
that is being processed by the central processing unit (CPU). For most applications of
all digital circuits, the two important attributes are maximizing speed and minimizing
power consumption. The overall performance of the system will depend on the speed
of the different modules used in the design. To achieve the desired outcome, the
proposed ALU is designed using pass transistor logic (PTL) based multiplexers and 8
transistors (8T) full adder. Tanner EDA V13 with CMOS technology of 0.25μm is
used to design and analyze the circuit. Less number of transistors used will result in
small design space area thus reducing the power consumption. The result is being
analyzed by different values of supply voltage applied to the circuit which ranging
from 5V to 1V. The results obtained shows that the minimum power consumption is
for Vdd equal to 1V with 0.533μW. The speed of the circuit is being measured
through the propagation delay of the ALU. The result shows the propagation delay
for 1V power supply is 3.65μs. |
| first_indexed | 2024-03-05T21:40:00Z |
| format | Thesis |
| id | uthm.eprints-1408 |
| institution | Universiti Tun Hussein Onn Malaysia |
| language | English English English |
| last_indexed | 2024-03-05T21:40:00Z |
| publishDate | 2015 |
| record_format | dspace |
| spelling | uthm.eprints-14082021-10-03T06:45:51Z http://eprints.uthm.edu.my/1408/ A low power and fast CMOS arithmetic logic unit Zulkifli, Nur Umaira TK7800-8360 Electronics This thesis presents the design of a low power and fast Complimentary Metal-Oxide- Semiconductor (CMOS) Arithmetic Logic Unit (ALU). ALU is one of the most important parts of a digital computer which is designed to do the arithmetic and logic operations, including bit shifting operation that need to be done for almost any data that is being processed by the central processing unit (CPU). For most applications of all digital circuits, the two important attributes are maximizing speed and minimizing power consumption. The overall performance of the system will depend on the speed of the different modules used in the design. To achieve the desired outcome, the proposed ALU is designed using pass transistor logic (PTL) based multiplexers and 8 transistors (8T) full adder. Tanner EDA V13 with CMOS technology of 0.25μm is used to design and analyze the circuit. Less number of transistors used will result in small design space area thus reducing the power consumption. The result is being analyzed by different values of supply voltage applied to the circuit which ranging from 5V to 1V. The results obtained shows that the minimum power consumption is for Vdd equal to 1V with 0.533μW. The speed of the circuit is being measured through the propagation delay of the ALU. The result shows the propagation delay for 1V power supply is 3.65μs. 2015-07 Thesis NonPeerReviewed text en http://eprints.uthm.edu.my/1408/2/NUR%20UMAIRA%20%20ZULKIFLI%20COPYRIGHT%20DECLARATION.pdf text en http://eprints.uthm.edu.my/1408/1/24p%20NUR%20UMAIRA%20%20ZULKIFLI.pdf text en http://eprints.uthm.edu.my/1408/3/NUR%20UMAIRA%20%20ZULKIFLI%20WATERMARK.pdf Zulkifli, Nur Umaira (2015) A low power and fast CMOS arithmetic logic unit. Masters thesis, Universiti Tun Hussein Onn Malaysia. |
| spellingShingle | TK7800-8360 Electronics Zulkifli, Nur Umaira A low power and fast CMOS arithmetic logic unit |
| title | A low power and fast CMOS arithmetic logic unit |
| title_full | A low power and fast CMOS arithmetic logic unit |
| title_fullStr | A low power and fast CMOS arithmetic logic unit |
| title_full_unstemmed | A low power and fast CMOS arithmetic logic unit |
| title_short | A low power and fast CMOS arithmetic logic unit |
| title_sort | low power and fast cmos arithmetic logic unit |
| topic | TK7800-8360 Electronics |
| url | http://eprints.uthm.edu.my/1408/2/NUR%20UMAIRA%20%20ZULKIFLI%20COPYRIGHT%20DECLARATION.pdf http://eprints.uthm.edu.my/1408/1/24p%20NUR%20UMAIRA%20%20ZULKIFLI.pdf http://eprints.uthm.edu.my/1408/3/NUR%20UMAIRA%20%20ZULKIFLI%20WATERMARK.pdf |
| work_keys_str_mv | AT zulkiflinurumaira alowpowerandfastcmosarithmeticlogicunit AT zulkiflinurumaira lowpowerandfastcmosarithmeticlogicunit |