Implementation of luo-rudi phase 1 cardiac cell excitation model in FPGA
Dynamic simulation of complex cardiac excitation and conduction requires high computational time. Thus, the hardware techniques that can run in the real-time simulation was introduced. However, previously developed hardware simulation requires high power consumption and has a large physical size. Du...
Main Author: | |
---|---|
Format: | Thesis |
Language: | English English English |
Published: |
2017
|
Subjects: | |
Online Access: | http://eprints.uthm.edu.my/7827/1/24p%20NORLIZA%20OTHMAN.pdf http://eprints.uthm.edu.my/7827/2/NORLIZA%20OTHMAN%20COPYRIGHT%20DECLARATION.pdf http://eprints.uthm.edu.my/7827/3/NORLIZA%20OTHMAN%20WATERMARK.pdf |
_version_ | 1825710455801249792 |
---|---|
author | Othman, Norliza |
author_facet | Othman, Norliza |
author_sort | Othman, Norliza |
collection | UTHM |
description | Dynamic simulation of complex cardiac excitation and conduction requires high computational time. Thus, the hardware techniques that can run in the real-time simulation was introduced. However, previously developed hardware simulation requires high power consumption and has a large physical size. Due to the drawbacks, this research presents the adaptation of Luo-Rudy Phase I (LR-I) cardiac excitation model in a rapid prototyping method of field programmable gate array (FPGA) for real-time simulation, lower power consumption and minimizing the size. For the rapid prototyping, a nonlinear Ordinary Differential Equation (ODE)based algorithm of the LR-I model is implemented by using Hardware Description Language (I-IDL) Coder that is capable to convert MATLAB Simulink blocks designed into a synthesisable VHSIC Hardware Description Language (VHDL) code and verified using the FPGA-In-the Loop (FIL) Co-simulator. The Xilinx FPGA Yirtex-6 XC6VLX240T ML605 evaluation board is chosen as a platform for the FPGA high performance system which is supported by the 1-lDL Coder. A fixedpoint optimisation has been successfully obtained with Percentage Error (PE) and Mean Square Error (MSE) which are -1.08% and 2.28%, respectively. This result has given better performance for the hardware implementation in terms of 27.5% decrement in power consumption and 5.35% decrement in utilization area with maximum frequency 9.819 MHz. By implementing the constructed algorithm into the high performance FPGA system, a new real-time simulation-based analysis technique of cardiac electrical excitation has been successfully developed. |
first_indexed | 2024-03-05T21:57:52Z |
format | Thesis |
id | uthm.eprints-7827 |
institution | Universiti Tun Hussein Onn Malaysia |
language | English English English |
last_indexed | 2024-03-05T21:57:52Z |
publishDate | 2017 |
record_format | dspace |
spelling | uthm.eprints-78272022-10-12T02:23:23Z http://eprints.uthm.edu.my/7827/ Implementation of luo-rudi phase 1 cardiac cell excitation model in FPGA Othman, Norliza RC Internal medicine RC581-951 Specialties of internal medicine Dynamic simulation of complex cardiac excitation and conduction requires high computational time. Thus, the hardware techniques that can run in the real-time simulation was introduced. However, previously developed hardware simulation requires high power consumption and has a large physical size. Due to the drawbacks, this research presents the adaptation of Luo-Rudy Phase I (LR-I) cardiac excitation model in a rapid prototyping method of field programmable gate array (FPGA) for real-time simulation, lower power consumption and minimizing the size. For the rapid prototyping, a nonlinear Ordinary Differential Equation (ODE)based algorithm of the LR-I model is implemented by using Hardware Description Language (I-IDL) Coder that is capable to convert MATLAB Simulink blocks designed into a synthesisable VHSIC Hardware Description Language (VHDL) code and verified using the FPGA-In-the Loop (FIL) Co-simulator. The Xilinx FPGA Yirtex-6 XC6VLX240T ML605 evaluation board is chosen as a platform for the FPGA high performance system which is supported by the 1-lDL Coder. A fixedpoint optimisation has been successfully obtained with Percentage Error (PE) and Mean Square Error (MSE) which are -1.08% and 2.28%, respectively. This result has given better performance for the hardware implementation in terms of 27.5% decrement in power consumption and 5.35% decrement in utilization area with maximum frequency 9.819 MHz. By implementing the constructed algorithm into the high performance FPGA system, a new real-time simulation-based analysis technique of cardiac electrical excitation has been successfully developed. 2017-04 Thesis NonPeerReviewed text en http://eprints.uthm.edu.my/7827/1/24p%20NORLIZA%20OTHMAN.pdf text en http://eprints.uthm.edu.my/7827/2/NORLIZA%20OTHMAN%20COPYRIGHT%20DECLARATION.pdf text en http://eprints.uthm.edu.my/7827/3/NORLIZA%20OTHMAN%20WATERMARK.pdf Othman, Norliza (2017) Implementation of luo-rudi phase 1 cardiac cell excitation model in FPGA. Masters thesis, Universiti Tun Hussein Onn Malaysia. |
spellingShingle | RC Internal medicine RC581-951 Specialties of internal medicine Othman, Norliza Implementation of luo-rudi phase 1 cardiac cell excitation model in FPGA |
title | Implementation of luo-rudi phase 1 cardiac cell excitation model in FPGA |
title_full | Implementation of luo-rudi phase 1 cardiac cell excitation model in FPGA |
title_fullStr | Implementation of luo-rudi phase 1 cardiac cell excitation model in FPGA |
title_full_unstemmed | Implementation of luo-rudi phase 1 cardiac cell excitation model in FPGA |
title_short | Implementation of luo-rudi phase 1 cardiac cell excitation model in FPGA |
title_sort | implementation of luo rudi phase 1 cardiac cell excitation model in fpga |
topic | RC Internal medicine RC581-951 Specialties of internal medicine |
url | http://eprints.uthm.edu.my/7827/1/24p%20NORLIZA%20OTHMAN.pdf http://eprints.uthm.edu.my/7827/2/NORLIZA%20OTHMAN%20COPYRIGHT%20DECLARATION.pdf http://eprints.uthm.edu.my/7827/3/NORLIZA%20OTHMAN%20WATERMARK.pdf |
work_keys_str_mv | AT othmannorliza implementationofluorudiphase1cardiaccellexcitationmodelinfpga |