An extended class of acyclically testable circuits
This paper introduces a new class of sequential circuits called acyclically testable sequential circuits which is wider than the class of acyclic sequential circuits but whose test generation complexity is equivalent to that of the acyclic sequential circuits. We also present a test generation proce...
Main Authors: | Oka, Nobuyo, Chia, Yee Ooi, Ichihara, Hideyuki, Inoue, Tomoo, Fujiwara, Hideo |
---|---|
Format: | Conference or Workshop Item |
Published: |
2007
|
Subjects: |
Similar Items
-
A nonscan design-for-testability method for register-transfer-level circuits to guarantee linear-depth time expansion models
by: Fujiwara, Hideo, et al.
Published: (2008) -
A new class of sequential circuits with acyclic test generation complexity
by: Ooi, Chia Yee, et al.
Published: (2006) -
A new design-for-testability method based on thru-testability
by: Ooi, Chia Yee, et al.
Published: (2011) -
A new scan design technique based on pre-synthesis thru functions
by: Chia, Yee Ooi, et al.
Published: (2006) -
Design for testability method at register transfer level
by: Paraman, Norlina
Published: (2016)