Skip to content
VuFind
English
Deutsch
Español
Français
Italiano
日本語
Nederlands
Português
Português (Brasil)
中文(简体)
中文（繁體）
Türkçe
עברית
Gaeilge
Cymraeg
Ελληνικά
Català
Euskara
Русский
Čeština
Suomi
Svenska
polski
Dansk
slovenščina
اللغة العربية
বাংলা
Galego
Tiếng Việt
Hrvatski
हिंदी
Հայերէն
Українська
Sámegiella
Монгол
Language
All Fields
Title
Author
Subject
Call Number
ISBN/ISSN
Tag
Find
Advanced
High performance ladder rung p...
Cite this
Text this
Email this
Print
Export Record
Export to RefWorks
Export to EndNoteWeb
Export to EndNote
Permanent link
High performance ladder rung processor
Bibliographic Details
Main Author:
Aspar, Zulfakar
Format:
Book Section
Published:
Penerbit UTM
2008
Subjects:
TK Electrical engineering. Electronics Nuclear engineering
Holdings
Description
Similar Items
Staff View
Similar Items
Modeling of a ladder logic processor for high performance programmable logic controller
by: Aspar, Zulfakar, et al.
Published: (2009)
Programmable logic controller for industry automation
by: Aspar, Zulfakar
Published: (2013)
Implementation of image compression algorithm using field programmable gate array (FPGA)
by: Aspar, Zulfakar
Published: (1999)
Algorithm to convert programmable logic controller Ladder Logic Diagram models to Petri Net models
by: Aspar, Z., et al.
Published: (2016)
Algorithm to convert programmable logic controller Ladder Logic Diagram models to Petri Net models
by: Aspar, Z., et al.
Published: (2016)