High performance ladder rung processor

High performance ladder rung processor

Bibliographic Details
Main Author:	Aspar, Zulfakar
Format:	Book Section
Published:	Penerbit UTM 2008
Subjects:	TK Electrical engineering. Electronics Nuclear engineering

Similar Items

Modeling of a ladder logic processor for high performance programmable logic controller
by: Aspar, Zulfakar, et al.
Published: (2009)

Programmable logic controller for industry automation
by: Aspar, Zulfakar
Published: (2013)

Implementation of image compression algorithm using field programmable gate array (FPGA)
by: Aspar, Zulfakar
Published: (1999)

Algorithm to convert programmable logic controller Ladder Logic Diagram models to Petri Net models
by: Aspar, Z., et al.
Published: (2016)

Algorithm to convert programmable logic controller Ladder Logic Diagram models to Petri Net models
by: Aspar, Z., et al.
Published: (2016)

Algorithm to convert signal interpreted petri net models to programmable logic controller ladder logic diagram models
by: Aspar, Z., et al.
Published: (2018)

Performance Evaluation Of Wavelet-Based Algorithm For Printed Circuit Board (PCB) Inspection
by: Ibrahim, Zuwairie, et al.
Published: (2001)

Parallel Huffman decoder with an optimized look up table option on FPGA
by: Aspar, Zulfakar, et al.
Published: (2000)

Coarse Resolution Defect Localization Algorithm For An Automated Visual Pcb Inspection
by: Ibrahim, Zuwairie, et al.
Published: (2002)

ARM processor emulator
by: Mohd. Hashim, Mohamad Hasruzairin
Published: (2015)

Multi-core ladder rung processor on field programmable gate array /
by: Yeap, Han Chien, 1990-, et al.
Published: (2014)

Feasibility study of leakage current shunting method based on the ladder network model
by: Rahmat, Mohd. Fadli, et al.
Published: (2010)

Study of leakage current distribution in wooden pole using ladder network model
by: Wong, Khoi Loon, et al.
Published: (2010)

Implementation of embedded in-circuit emulator for DLX processor
by: Bee Wooi, Khaw
Published: (2008)

Implementation of barrel shifter and multiplier for the DLX processor
by: Goh, Teng Sun
Published: (2008)

Digital signal processor in optical tomography system
by: Mohd. Muji, Siti Zarina, et al.
Published: (2010)

Digital signal processor in optical tomography system
by: Mohd. Muji, Siti Zarina, et al.
Published: (2009)

Accelerating graph algorithms with priority queue processor
by: Heng Sun, Ch'ng, et al.
Published: (2006)

Stream processor architecture – streaming memory system
by: Ngo, Wai Loon
Published: (2015)

A VLSI computing structure array processor
by: Loh, Sun Meng
Published: (1993)

Reverse engineer 5 degrees of freedom robot arm using programmable logic controller
by: Abd. Rahman, Nurul Huda, et al.
Published: (2022)

Inter-Processor Communication Performance of a Hierarchical Torus Network under Bit-Flip Traffic Patterns
by: Rahman, M.M. Hafizur, et al.
Published: (2006)

Development of a new arm processor evaluation board
by: Murugesu, Ganesan V.
Published: (2009)

Multi-core 16-bit CPUs for PLC processor
by: Gan, Chi Qian
Published: (2022)

Design of the streaming processor architecture for microkernel controller and ALU
by: Anuar, Nuhairi
Published: (2015)

Performance comparison of NxN matrix multiplication between field programmable gate array and general purpose processor
by: Chay, Chin Fatt
Published: (2012)

An optical tomography system using a digital signal processor
by: A. Rahim , Ruzairi, et al.
Published: (2008)

Instruction set simulator development for altera NIOS 2 processor
by: Teh, Fu Sun Ivan
Published: (2008)

Verilog design of input/output processor with built-in-self-test
by: Goh, Keng Hoo
Published: (2007)

A Simple Digital Semaphore Decoder Using DSP Processor
by: Syed Abu Bakar, Syed Abdul Rahman, et al.
Published: (2000)

An FPGA implementation of RSA processor core for public-key cryptosystem
by: Tan, Siang Lin
Published: (2001)

Adaptive configurable transactional memory for multi-processor FPGA platforms
by: Sirkunan, J., et al.
Published: (2015)

Block-based neural network mapping on graphics processor unit
by: Ong, Chin Tong
Published: (2015)

Simultaneous computation of model order and parameter estimation of a heating system based on particle swarm optimization for autoregressive with exogenous model
by: Zuwairie, Ibrahim, et al.
Published: (2015)

Noise Elimination for Image Subtraction in Printed Circuit Board Defect Detection Algorithm
by: Zuwairie, Ibrahim, et al.
Published: (2013)

Noise elimination for image subtraction in printed circuit board defect detection algorithm
by: Ibrahim, Zuwairie, et al.
Published: (2013)

Simultaneous computation of model order and parameter estimation of a heating system based on particle swarm optimization for autoregressive with exogenous model
by: Ibrahim, Zuwairie, et al.
Published: (2015)

Verilog design of bist on AES256 processor core with FPGA implementation
by: Hew, Kean Yung
Published: (2008)

Fast fourier transform module for implementation in Nios II embedded processor
by: Ahmed, Hisham Azhari
Published: (2008)

RTL design of SHA-512 processor core for secure message hashing
by: Chua, Lee Ping
Published: (2008)