Sub-micron technology development and system-on-chip (Soc) design - data compression core
Data compression removes redundancy from the source data and thereby increases storage capacity of a storage medium or efficiency of data transmission in a communication link. Although several data compression techniques have been implemented in hardware, they are not flexible enough to be embedded...
Main Author: | Husin, Nasir Sheikh |
---|---|
Format: | Monograph |
Language: | English |
Published: |
Universiti Teknologi Malaysia
2002
|
Subjects: | |
Online Access: | http://eprints.utm.my/2919/1/72319.pdf |
Similar Items
-
System-on-chip (SoC) testing using adhoc high-level design for-testability method
by: Cheng, Chen Kong
Published: (2009) -
Electronic system level (ESL) design methodology for IP-based system-on-chip (SoC)
by: Khalil-Hani, Mohamed, et al.
Published: (2007) -
Design of a route lookup processor for implementation in a FPGA-based system-on chip (SoC)
by: Teh , J-Wing
Published: (2004) -
SystemC-based HW/SW co-simulation platform for system-on-chip (SoC) design space exploration
by: Hau, Y. W., et al.
Published: (2009) -
Design of a data compression embedded core for high-speed computing applications
by: Yeem, Kah Meng
Published: (2002)