RTL design of SHA-512 processor core for secure message hashing

RTL design of SHA-512 processor core for secure message hashing

Bibliographic Details
Main Author:	Chua, Lee Ping
Format:	Thesis
Published:	2008
Subjects:	TK Electrical engineering. Electronics Nuclear engineering

Similar Items

RTL design of SHA-512 processor core for secure message hashing /
by: Chua, Lee Ping, 1982-, et al.
Published: (2008)

RTL design of SHA-512 processor core for secure message hashing [electronic resource] /
by: Chua, Lee Ping, 1982-, et al.
Published: (2008)

Rtl Implementation Of Secure Hash Algorithm 3 (Sha-3) Towards Smaller Area
by: Lim , Yen Ruen
Published: (2017)

RTL design of modular arithmetic processor (MAP) core for prime finite field arithmetic, GF(P)
by: Liew, Meng Wei
Published: (2008)

Pipeline implementation of secure hash algorithm (SHA-l) for cryptographic application in network security
by: Hani, Mohamed Khalil, et al.
Published: (2000)

Test register insertion at RTL based on reduced BIST
by: Paraman, N., et al.
Published: (2017)

Hardware acceleration of secure hash algorithm 3
by: Ng, Lai Boon
Published: (2020)

RTL implementation of one-sided jacobi algorithm for singular value decomposition
by: Wan Mohamad, Wan Ahmad Zainie
Published: (2016)

Fragile watermarking scheme based on SHA-256 hash function and mersenne twister for medical image authentication
by: Noor Aqilah, Abdul Halim, et al.
Published: (2020)

Multi-core 16-bit CPUs for PLC processor
by: Gan, Chi Qian
Published: (2022)

Verilog design of bist on AES256 processor core with FPGA implementation
by: Hew, Kean Yung
Published: (2008)

An FPGA implementation of RSA processor core for public-key cryptosystem
by: Tan, Siang Lin
Published: (2001)

VHDL design of A 32-Bit RISC processor core for FPGA implementation
by: Marsono, Muhammad Nadzir
Published: (2001)

Hash function of cryptographically secure pseudorandom number generator for hardware root-of-trust
by: Ong, Elaine Ei Ling
Published: (2021)

VHDL modelling and asic design of a shortest-path processor core for network routing
by: Teoh, Giap Seng
Published: (2003)

Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation
by: Ismail, Mohd. Izuan
Published: (2006)

Register transfer level design of compression processor core using verilog hardware description language
by: Mohd. Sabri, Roslee
Published: (2007)

Hadamard transform improvement for hevc using intel avx-512
by: Sing, J. T. K., et al.
Published: (2019)

Design and implementation of 16 bit DSP core processor using field programmable gate array (FPGA)
by: Abdul Rahman, Abdul Aziz
Published: (2003)

Design and implementation of a private and public key crypto processor for next-generation it security applications
by: Hani, Mohamed Khalil, et al.
Published: (2006)

ARM processor emulator
by: Mohd. Hashim, Mohamad Hasruzairin
Published: (2015)

A tightly coupled finite field arithmetic hardware in an FPGA-based embedded processor core for elliptic curve cryptography
by: Mohd. Hani, Mohamed Khalil, et al.
Published: (2009)

Secure deep learning inference with intel software guard extension on intel ice lake-SP xeon processor
by: Phuah, Chai Ling
Published: (2022)

Design of the streaming processor architecture for microkernel controller and ALU
by: Anuar, Nuhairi
Published: (2015)

High performance ladder rung processor
by: Aspar, Zulfakar
Published: (2008)

Verilog design of input/output processor with built-in-self-test
by: Goh, Keng Hoo
Published: (2007)

USB soft core with altera Nios processor
by: Cheah, Chee Teong
Published: (2007)

EEE 512 – ADVANCED DIGITAL SIGNAL AND IMAGEJ JANUARY 2012
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik & Elektronik
Published: (2012)

Implementation of embedded in-circuit emulator for DLX processor
by: Bee Wooi, Khaw
Published: (2008)

Implementation of barrel shifter and multiplier for the DLX processor
by: Goh, Teng Sun
Published: (2008)

Digital signal processor in optical tomography system
by: Mohd. Muji, Siti Zarina, et al.
Published: (2010)

Digital signal processor in optical tomography system
by: Mohd. Muji, Siti Zarina, et al.
Published: (2009)

Accelerating graph algorithms with priority queue processor
by: Heng Sun, Ch'ng, et al.
Published: (2006)

Stream processor architecture – streaming memory system
by: Ngo, Wai Loon
Published: (2015)

A VLSI computing structure array processor
by: Loh, Sun Meng
Published: (1993)

Verilog design of a 256-bit AES crypto processor core
by: Lai, Yit Pin
Published: (2007)

FPGA-based design of a math co-processor for the Amir CPU
by: Tan, Arthur Foo Yen
Published: (2020)

Hadarmard transform and sum of absolute difference improvement on high efficiency video coding using intel advanced vector extension-512
by: Teh, Jackson Ka Sing
Published: (2018)

EEE 512 - ADVANCED DIGITAL SIGNAL AND IMAGE PROCESSING NOV 2008.
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik & Elektronik
Published: (2008)

EEE 512 – Advanced Digital Signal and Image Processing JANUARY 2014
by: PPKEE, Pusat Pengajian Kejuruteraan Elektrik & Elektronik
Published: (2014)