Enhancing SRAM performance of common gate FinFET by using controllable independent double gate
This project is focus on the research and evaluation on the characteristic of independent controllable gate FinFET structure in static random access memory (SRAM) circuitry. BSIM-CMG model for common gate FinFET is chosen in this research. The independent controllable gate FinFET is constructed usin...
Main Author: | Chong, Chung Keong |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | http://eprints.utm.my/53897/1/ChongChungKeongMFKE2015.pdf |
Similar Items
-
Enhancing SRAM performance of common gate FinFET by using controllable independent double gate /
by: Chong, Chung Keong, 1984- author, et al.
Published: (2015) -
Enhancing SRAM performance of common gate FinFET by using controllable independent double gate [electronic resource] /
by: Chong, Chung Keong, 1984- author, et al.
Published: (2015) -
Performance analysis of 22NM FinFET-based 8T SRAM cell
by: Hasan Baseri, Nur Hasnifa
Published: (2018) -
Performance analysis of an efficient montgomery multiplier using 7nm FinFET and junctionless FinFET
by: Mathangi, R., et al.
Published: (2021) -
Performance evaluation of 14nm FinFET-based 6T SRAM cell functionality for DC and transient circuit analysis
by: Lim, Wei, et al.
Published: (2014)