Graph processing hardware accelerator for shortest path algorithms in nanometer very large-scale integration interconnect routing
Graphs are pervasive data structures in computer science, and algorithms working with them are fundamental to the field. Many challenging problems in Very Large-Scale Integration (VLSI) physical design automation are modeled using graphs. The routing problems in VLSI physical design are, in essence,...
Main Author: | Ch'ng, Heng Sun |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2007
|
Subjects: | |
Online Access: | http://eprints.utm.my/6381/1/ChNgHengSunMFKE2007.pdf |
Similar Items
-
Hardware-accelerated shortest path computation
by: Yeo, Wei Jie
Published: (2016) -
Traffic Balancing Method in Shortest Path Routing
by: Mohamed Abdulqader, Makarem
Published: (2007) -
Implementation of Dijkstra's shortest path algorithm for vehicle routing
by: Pang, Jacquelyn Jiaqi
Published: (2017) -
Large-Scale Optical Hardware for Neural Network Inference Acceleration
by: Bernstein, Liane
Published: (2024) -
Field programmable gate array-based acceleration of shortest-path computation
by: Jagadeesh, George Rosario, et al.
Published: (2014)