Verilog design of a 256-bit AES crypto processor core
The 21st Century is the Century of Digital, almost all of the information processing and telecommunication are in digital formats, therefore it is a must to ensure the digital data storage and transmission are secured, thus to ensure privacy. Cryptography is the practice to protect one’s informati...
Main Author: | Lai, Yit Pin |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2007
|
Subjects: | |
Online Access: | http://eprints.utm.my/6392/1/LaiYitPinMFKE2007.pdf |
Similar Items
-
Verilog design of A 256-BIT AES crypto processor core /
by: 246310 Lai, Yit Pin
Published: (2007) -
Verilog design of A 256-BIT AES crypto processor core [electronic resource] /
by: 246310 Lai, Yit Pin
Published: (2007) -
Verilog design of bist on AES256 processor core with FPGA implementation
by: Hew, Kean Yung
Published: (2008) -
Fragile watermarking scheme based on SHA-256 hash function and mersenne twister for medical image authentication
by: Noor Aqilah, Abdul Halim, et al.
Published: (2020) -
Register transfer level design of compression processor core using verilog hardware description language
by: Mohd. Sabri, Roslee
Published: (2007)