Application profiling and mapping on NoC-based MPSoC emulation platform on reconfigurable logic
In network-on-chip (NoC) based multi-processor system-on-chip (MPSoC) development, application profiling is one of the most crucial step during design time to search and explore optimal mapping. Conventional mapping exploration methodologies analyse application-specific graphs by estimating its runt...
| Main Authors: | , , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Universitas Ahmad Dahlan
2017
|
| Subjects: | |
| Online Access: | http://eprints.utm.my/75630/1/JiaWeiTang_ApplicationProfilingandMappingonNoC-based.pdf |
| _version_ | 1796862376011628544 |
|---|---|
| author | Tang, J. W. Hau, Y. W. Shaikh Husin, N. Marsono, M. N. |
| author_facet | Tang, J. W. Hau, Y. W. Shaikh Husin, N. Marsono, M. N. |
| author_sort | Tang, J. W. |
| collection | ePrints |
| description | In network-on-chip (NoC) based multi-processor system-on-chip (MPSoC) development, application profiling is one of the most crucial step during design time to search and explore optimal mapping. Conventional mapping exploration methodologies analyse application-specific graphs by estimating its runtime behaviour using analytical or simulation models. However, the former does not replicate the actual application run-time performance while the latter requires significant amount of time for exploration. To map applications on a specific MPSoC platform, the application behaviour on cycle-accurate emulated platform should be considered for obtaining better mapping quality. This paper proposes an application mapping methodology that utilizes a MPSoC prototyped in Field-Programmable Gate Array (FPGA). Applications are implemented on homogeneous MPSoC cores and their costs are analysed and profiled on the platform in term of execution time, intra-core communication and inter-core communication delays. These metrics are utilized in analytical evaluation of the application mapping. The proposed analytical-based mapping is demonstrated against the exhaustive brute force method. Results show that the proposed method is able to produce quality mappings compared to the ground truth solutions but in shorter evaluation time. |
| first_indexed | 2024-03-05T20:10:42Z |
| format | Article |
| id | utm.eprints-75630 |
| institution | Universiti Teknologi Malaysia - ePrints |
| language | English |
| last_indexed | 2024-03-05T20:10:42Z |
| publishDate | 2017 |
| publisher | Universitas Ahmad Dahlan |
| record_format | dspace |
| spelling | utm.eprints-756302018-04-27T01:37:30Z http://eprints.utm.my/75630/ Application profiling and mapping on NoC-based MPSoC emulation platform on reconfigurable logic Tang, J. W. Hau, Y. W. Shaikh Husin, N. Marsono, M. N. TK Electrical engineering. Electronics Nuclear engineering In network-on-chip (NoC) based multi-processor system-on-chip (MPSoC) development, application profiling is one of the most crucial step during design time to search and explore optimal mapping. Conventional mapping exploration methodologies analyse application-specific graphs by estimating its runtime behaviour using analytical or simulation models. However, the former does not replicate the actual application run-time performance while the latter requires significant amount of time for exploration. To map applications on a specific MPSoC platform, the application behaviour on cycle-accurate emulated platform should be considered for obtaining better mapping quality. This paper proposes an application mapping methodology that utilizes a MPSoC prototyped in Field-Programmable Gate Array (FPGA). Applications are implemented on homogeneous MPSoC cores and their costs are analysed and profiled on the platform in term of execution time, intra-core communication and inter-core communication delays. These metrics are utilized in analytical evaluation of the application mapping. The proposed analytical-based mapping is demonstrated against the exhaustive brute force method. Results show that the proposed method is able to produce quality mappings compared to the ground truth solutions but in shorter evaluation time. Universitas Ahmad Dahlan 2017 Article PeerReviewed application/pdf en http://eprints.utm.my/75630/1/JiaWeiTang_ApplicationProfilingandMappingonNoC-based.pdf Tang, J. W. and Hau, Y. W. and Shaikh Husin, N. and Marsono, M. N. (2017) Application profiling and mapping on NoC-based MPSoC emulation platform on reconfigurable logic. Telkomnika (Telecommunication Computing Electronics and Control), 15 (3). pp. 1040-1047. ISSN 1693-6930 https://www.scopus.com/inward/record.uri?eid=2-s2.0-85041696466&doi=10.12928%2ftelkomnika.v15.i3.6513&partnerID=40&md5=dac14ddc29621e3e44a973c8c7e9cfb3 |
| spellingShingle | TK Electrical engineering. Electronics Nuclear engineering Tang, J. W. Hau, Y. W. Shaikh Husin, N. Marsono, M. N. Application profiling and mapping on NoC-based MPSoC emulation platform on reconfigurable logic |
| title | Application profiling and mapping on NoC-based MPSoC emulation platform on reconfigurable logic |
| title_full | Application profiling and mapping on NoC-based MPSoC emulation platform on reconfigurable logic |
| title_fullStr | Application profiling and mapping on NoC-based MPSoC emulation platform on reconfigurable logic |
| title_full_unstemmed | Application profiling and mapping on NoC-based MPSoC emulation platform on reconfigurable logic |
| title_short | Application profiling and mapping on NoC-based MPSoC emulation platform on reconfigurable logic |
| title_sort | application profiling and mapping on noc based mpsoc emulation platform on reconfigurable logic |
| topic | TK Electrical engineering. Electronics Nuclear engineering |
| url | http://eprints.utm.my/75630/1/JiaWeiTang_ApplicationProfilingandMappingonNoC-based.pdf |
| work_keys_str_mv | AT tangjw applicationprofilingandmappingonnocbasedmpsocemulationplatformonreconfigurablelogic AT hauyw applicationprofilingandmappingonnocbasedmpsocemulationplatformonreconfigurablelogic AT shaikhhusinn applicationprofilingandmappingonnocbasedmpsocemulationplatformonreconfigurablelogic AT marsonomn applicationprofilingandmappingonnocbasedmpsocemulationplatformonreconfigurablelogic |