An improved asymmetrical multi-level inverter topology with boosted output voltage and reduced components count
This paper presents an improved Multi-level Inverter topology utilizing the concept of boosting-capacitor and two DC sources with reduced switches count for generating 17-level output. The topology employs 10 unidirectional switches including one bidirectional switch. Comparison with other recent to...
| Main Authors: | , , , , , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
John Wiley and Sons Inc
2021
|
| Subjects: | |
| Online Access: | http://eprints.utm.my/95332/1/ShahrinAyob2021_AnImprovedAsymmetricalMultiLevel.pdf |
| _version_ | 1796865999513845760 |
|---|---|
| author | Arif, M. S. Mustafa, U. Siddique, M. D. Ahmad, S. Iqbal, A. Ashique, R. H. Ayob, S. |
| author_facet | Arif, M. S. Mustafa, U. Siddique, M. D. Ahmad, S. Iqbal, A. Ashique, R. H. Ayob, S. |
| author_sort | Arif, M. S. |
| collection | ePrints |
| description | This paper presents an improved Multi-level Inverter topology utilizing the concept of boosting-capacitor and two DC sources with reduced switches count for generating 17-level output. The topology employs 10 unidirectional switches including one bidirectional switch. Comparison with other recent topologies shows that the proposed topology employs a reduced number of devices and better performance. The topology combines the modularity of H-Bridge with the boosting capacity of the switched capacitor topology. Special care is taken while designing the switching strategy for voltage balancing of the capacitors. The authors also have generalized the topology to produce ‘n’ level output. Relevant expressions are also formed and reported. Experimental validation, as well as simulation, is performed, and results are verified. Nearest level control is used as the modulation technique. |
| first_indexed | 2024-03-05T21:05:38Z |
| format | Article |
| id | utm.eprints-95332 |
| institution | Universiti Teknologi Malaysia - ePrints |
| language | English |
| last_indexed | 2024-03-05T21:05:38Z |
| publishDate | 2021 |
| publisher | John Wiley and Sons Inc |
| record_format | dspace |
| spelling | utm.eprints-953322022-04-29T22:21:42Z http://eprints.utm.my/95332/ An improved asymmetrical multi-level inverter topology with boosted output voltage and reduced components count Arif, M. S. Mustafa, U. Siddique, M. D. Ahmad, S. Iqbal, A. Ashique, R. H. Ayob, S. TK Electrical engineering. Electronics Nuclear engineering This paper presents an improved Multi-level Inverter topology utilizing the concept of boosting-capacitor and two DC sources with reduced switches count for generating 17-level output. The topology employs 10 unidirectional switches including one bidirectional switch. Comparison with other recent topologies shows that the proposed topology employs a reduced number of devices and better performance. The topology combines the modularity of H-Bridge with the boosting capacity of the switched capacitor topology. Special care is taken while designing the switching strategy for voltage balancing of the capacitors. The authors also have generalized the topology to produce ‘n’ level output. Relevant expressions are also formed and reported. Experimental validation, as well as simulation, is performed, and results are verified. Nearest level control is used as the modulation technique. John Wiley and Sons Inc 2021 Article PeerReviewed application/pdf en http://eprints.utm.my/95332/1/ShahrinAyob2021_AnImprovedAsymmetricalMultiLevel.pdf Arif, M. S. and Mustafa, U. and Siddique, M. D. and Ahmad, S. and Iqbal, A. and Ashique, R. H. and Ayob, S. (2021) An improved asymmetrical multi-level inverter topology with boosted output voltage and reduced components count. IET Power Electronics, 14 (12). ISSN 1755-4535 http://dx.doi.org/10.1049/pel2.12119 DOI: 10.1049/pel2.12119 |
| spellingShingle | TK Electrical engineering. Electronics Nuclear engineering Arif, M. S. Mustafa, U. Siddique, M. D. Ahmad, S. Iqbal, A. Ashique, R. H. Ayob, S. An improved asymmetrical multi-level inverter topology with boosted output voltage and reduced components count |
| title | An improved asymmetrical multi-level inverter topology with boosted output voltage and reduced components count |
| title_full | An improved asymmetrical multi-level inverter topology with boosted output voltage and reduced components count |
| title_fullStr | An improved asymmetrical multi-level inverter topology with boosted output voltage and reduced components count |
| title_full_unstemmed | An improved asymmetrical multi-level inverter topology with boosted output voltage and reduced components count |
| title_short | An improved asymmetrical multi-level inverter topology with boosted output voltage and reduced components count |
| title_sort | improved asymmetrical multi level inverter topology with boosted output voltage and reduced components count |
| topic | TK Electrical engineering. Electronics Nuclear engineering |
| url | http://eprints.utm.my/95332/1/ShahrinAyob2021_AnImprovedAsymmetricalMultiLevel.pdf |
| work_keys_str_mv | AT arifms animprovedasymmetricalmultilevelinvertertopologywithboostedoutputvoltageandreducedcomponentscount AT mustafau animprovedasymmetricalmultilevelinvertertopologywithboostedoutputvoltageandreducedcomponentscount AT siddiquemd animprovedasymmetricalmultilevelinvertertopologywithboostedoutputvoltageandreducedcomponentscount AT ahmads animprovedasymmetricalmultilevelinvertertopologywithboostedoutputvoltageandreducedcomponentscount AT iqbala animprovedasymmetricalmultilevelinvertertopologywithboostedoutputvoltageandreducedcomponentscount AT ashiquerh animprovedasymmetricalmultilevelinvertertopologywithboostedoutputvoltageandreducedcomponentscount AT ayobs animprovedasymmetricalmultilevelinvertertopologywithboostedoutputvoltageandreducedcomponentscount AT arifms improvedasymmetricalmultilevelinvertertopologywithboostedoutputvoltageandreducedcomponentscount AT mustafau improvedasymmetricalmultilevelinvertertopologywithboostedoutputvoltageandreducedcomponentscount AT siddiquemd improvedasymmetricalmultilevelinvertertopologywithboostedoutputvoltageandreducedcomponentscount AT ahmads improvedasymmetricalmultilevelinvertertopologywithboostedoutputvoltageandreducedcomponentscount AT iqbala improvedasymmetricalmultilevelinvertertopologywithboostedoutputvoltageandreducedcomponentscount AT ashiquerh improvedasymmetricalmultilevelinvertertopologywithboostedoutputvoltageandreducedcomponentscount AT ayobs improvedasymmetricalmultilevelinvertertopologywithboostedoutputvoltageandreducedcomponentscount |