Low latency cipher for hardware-based memory protection unit for application in system-on-chip root-of-trust
The goal of trusted computing is to guarantee the behaviour of the software running on the devices. Memory Protection Unit (MPU) secures accesses between main memory, and caches which plays an important role in the System-on-Chip Root-of-Trust. There are several cipher algorithms such as SIMON, PRES...
Main Author: | Zainurin, Siti Nadhirah |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2021
|
Subjects: | |
Online Access: | http://eprints.utm.my/96869/1/SitiNadhirahZainurinMSKE2021.pdf.pdf |
Similar Items
-
Low latency cipher for hardware-based memory protection unit for application in system-on-chip root-of-trust /
by: Siti Nadhirah Zainurin, 1995-, author 633535
Published: (2021) -
Low latency cipher for hardware-based memory protection unit for application in system-on-chip root-of-trust /
by: Siti Nadhirah Zainurin, 1995-, author 633535, et al.
Published: (2021) -
Hash function of cryptographically secure pseudorandom number generator for hardware root-of-trust
by: Ong, Elaine Ei Ling
Published: (2021) -
An embedded cryptosystem implementing symmetric cipher and public-key crypto algorithms in hardware
by: Hau, Yuan Wen
Published: (2005) -
Adaptive look-ahead routing for low latency network-on-chip
by: Al Areqi, Nadera Najib Qaid
Published: (2014)