N-gram feature extraction and Naïve Bayes classifier for malware detection using FPGA implementation
Nowadays malicious software, or commonly known as malwares, play a very critical role in almost every network intrusion attack that attempts to harm the connected devices. Thus, installing malware detection systems to protect the network environment has become even more imperative. Naïve Bayes class...
| Main Author: | |
|---|---|
| Format: | Thesis |
| Language: | English |
| Published: |
2022
|
| Subjects: | |
| Online Access: | http://eprints.utm.my/99512/1/LeeMingYiMSKE2022.pdf |
| _version_ | 1796866771202867200 |
|---|---|
| author | Lee, Ming Yi |
| author_facet | Lee, Ming Yi |
| author_sort | Lee, Ming Yi |
| collection | ePrints |
| description | Nowadays malicious software, or commonly known as malwares, play a very critical role in almost every network intrusion attack that attempts to harm the connected devices. Thus, installing malware detection systems to protect the network environment has become even more imperative. Naïve Bayes classifier is a probabilistic supervised machine learning algorithm that can be launched on most general-purpose devices to solve a wide range of classification problems, including malware detection. Apart from the classifier, a good feature extractor is important to improve the performance and reliability of the classifier model. However, when it comes to real time applications, the general-purpose devices are limited in terms of their computational throughput. Therefore, the aim of this project is to implement n-gram feature extractor and Naïve Bayes classifier on hardware environments. To improve the throughput and latency of the malware detection, parallel processing capability of field-programmable gate array (FPGA) has been exploited whereby multiple processing units have been designed for the inference module to be implemented on the hardware. Besides, the inference module is designed to be pipelined with six stages. Other than that, hardware-friendly algorithms which have implemented base 2 logarithm transformation and floating-point to fixed-point conversion are used in this study. From the result, both software and hardware designs have obtained similar accuracy of 99.18% on the test dataset. Besides, it is found out that the higher number of parallel processing units, n in this design leads to higher throughput, resource utilization, power consumption, and energy efficiency for malware detection. Hardware design with n = 62 is the optimal design in this project, as it has achieved the highest value of throughput and energy efficiency at the same time. |
| first_indexed | 2024-03-05T21:17:10Z |
| format | Thesis |
| id | utm.eprints-99512 |
| institution | Universiti Teknologi Malaysia - ePrints |
| language | English |
| last_indexed | 2024-03-05T21:17:10Z |
| publishDate | 2022 |
| record_format | dspace |
| spelling | utm.eprints-995122023-02-27T08:06:08Z http://eprints.utm.my/99512/ N-gram feature extraction and Naïve Bayes classifier for malware detection using FPGA implementation Lee, Ming Yi TK Electrical engineering. Electronics Nuclear engineering Nowadays malicious software, or commonly known as malwares, play a very critical role in almost every network intrusion attack that attempts to harm the connected devices. Thus, installing malware detection systems to protect the network environment has become even more imperative. Naïve Bayes classifier is a probabilistic supervised machine learning algorithm that can be launched on most general-purpose devices to solve a wide range of classification problems, including malware detection. Apart from the classifier, a good feature extractor is important to improve the performance and reliability of the classifier model. However, when it comes to real time applications, the general-purpose devices are limited in terms of their computational throughput. Therefore, the aim of this project is to implement n-gram feature extractor and Naïve Bayes classifier on hardware environments. To improve the throughput and latency of the malware detection, parallel processing capability of field-programmable gate array (FPGA) has been exploited whereby multiple processing units have been designed for the inference module to be implemented on the hardware. Besides, the inference module is designed to be pipelined with six stages. Other than that, hardware-friendly algorithms which have implemented base 2 logarithm transformation and floating-point to fixed-point conversion are used in this study. From the result, both software and hardware designs have obtained similar accuracy of 99.18% on the test dataset. Besides, it is found out that the higher number of parallel processing units, n in this design leads to higher throughput, resource utilization, power consumption, and energy efficiency for malware detection. Hardware design with n = 62 is the optimal design in this project, as it has achieved the highest value of throughput and energy efficiency at the same time. 2022 Thesis NonPeerReviewed application/pdf en http://eprints.utm.my/99512/1/LeeMingYiMSKE2022.pdf Lee, Ming Yi (2022) N-gram feature extraction and Naïve Bayes classifier for malware detection using FPGA implementation. Masters thesis, Universiti Teknologi Malaysia, Faculty of Engineering - School of Electrical Engineering. http://dms.library.utm.my:8080/vital/access/manager/Repository/vital:150031 |
| spellingShingle | TK Electrical engineering. Electronics Nuclear engineering Lee, Ming Yi N-gram feature extraction and Naïve Bayes classifier for malware detection using FPGA implementation |
| title | N-gram feature extraction and Naïve Bayes classifier for malware detection using FPGA implementation |
| title_full | N-gram feature extraction and Naïve Bayes classifier for malware detection using FPGA implementation |
| title_fullStr | N-gram feature extraction and Naïve Bayes classifier for malware detection using FPGA implementation |
| title_full_unstemmed | N-gram feature extraction and Naïve Bayes classifier for malware detection using FPGA implementation |
| title_short | N-gram feature extraction and Naïve Bayes classifier for malware detection using FPGA implementation |
| title_sort | n gram feature extraction and naive bayes classifier for malware detection using fpga implementation |
| topic | TK Electrical engineering. Electronics Nuclear engineering |
| url | http://eprints.utm.my/99512/1/LeeMingYiMSKE2022.pdf |
| work_keys_str_mv | AT leemingyi ngramfeatureextractionandnaivebayesclassifierformalwaredetectionusingfpgaimplementation |