Showing 1 - 14 results of 14 for search '"Finite state machine"', query time: 0.07s Refine Results
  1. 1

    Basic Approaches for Reducing Power Consumption in Finite State Machine Circuits—A Review by Alexander Barkalov, Larysa Titarenko, Jacek Bieganowski, Kazimierz Krzywicki

    Published 2024-03-01
    “…Methods for reducing power consumption in circuits of finite state machines (FSMs) are discussed in this review. …”
    Get full text
    Article
  2. 2

    Using Codes of Output Collections for Hardware Reduction in Circuits of LUT-Based Finite State Machines by Alexander Barkalov, Larysa Titarenko, Kazimierz Krzywicki, Kamil Mielcarek

    Published 2022-06-01
    “…A method is proposed which aims to reduce the hardware in FPGA-based circuits of Mealy finite state machines (FSMs). The proposed method is a type of structural decomposition method. …”
    Get full text
    Article
  3. 3
  4. 4
  5. 5

    Reducing LUT Count for FPGA-Based Mealy FSMs by Alexander Barkalov, Larysa Titarenko, Kazimierz Krzywicki

    Published 2020-07-01
    “…Very often, digital systems include sequential blocks which can be represented using a model of Mealy finite state machine (FSM). It is very important to improve such FSM characteristics as the number of used logic elements, operating frequency and power consumption. …”
    Get full text
    Article
  6. 6

    Improving LUT count of FPGA-based sequential blocks by Alexander Barkalov, Larysa Titarenko, Małgorzata Mazurkiewicz, Kazimierz Krzywicki

    Published 2021-03-01
    “…Very often, a digital system includes sequential blocks which can be represented using a model of the finite state machine (FSM). It is very important to improve such FSM characteristics as the number of used logic elements, operating frequency and consumed energy. …”
    Get full text
    Article
  7. 7

    Improving Characteristics of LUT-Based Mealy FSMs with Twofold State Assignment by Alexander Barkalov, Larysa Titarenko, Kazimierz Krzywicki, Svetlana Saburova

    Published 2021-04-01
    “…This article is devoted to a case when sequential blocks are represented by models of Mealy finite state machines (FSMs). The performance (maximum operating frequency) is one of the most important characteristics of an FSM circuit. …”
    Get full text
    Article
  8. 8

    Improving the Characteristics of Multi-Level LUT-Based Mealy FSMs by Alexander Barkalov, Larysa Titarenko, Kazimierz Krzywicki, Svetlana Saburova

    Published 2020-11-01
    “…In the article, we discuss a case when Mealy finite state machines (FSMs) describe the behavior of sequential blocks. …”
    Get full text
    Article
  9. 9

    Improving Hardware in LUT-Based Mealy FSMs by Alexander Barkalov, Larysa Titarenko, Kazimierz Krzywicki

    Published 2022-08-01
    “…The main contribution of this paper is a novel design method reducing the number of look-up table (LUT) elements in the circuits of three-block Mealy finite-state machines (FSMs). The proposed method is based on using codes of collections of outputs (COs) for representing both FSM state variables and outputs. …”
    Get full text
    Article
  10. 10

    Improving the Spatial Characteristics of Three-Level LUT-Based Mealy FSM Circuits by Alexander Barkalov, Larysa Titarenko, Małgorzata Mazurkiewicz, Kazimierz Krzywicki

    Published 2023-02-01
    “…The devices are represented by models of Mealy finite state machines (FSMs). Thesee are so-called MPY FSMs based on two methods of structural decomposition (the replacement of inputs and encoding of output collections). …”
    Get full text
    Article
  11. 11

    Using a Double-Core Structure to Reduce the LUT Count in FPGA-Based Mealy FSMs by Alexander Barkalov, Larysa Titarenko, Kazimierz Krzywicki

    Published 2022-09-01
    “…A method is proposed which aims at reducing the numbers of look-up table (LUT) elements in logic circuits of Mealy finite state machines (FSMs). The FSMs with twofold state assignment are discussed. …”
    Get full text
    Article
  12. 12

    Improving Characteristics of LUT-Based Three-Block Mealy FSMs’ Circuits by Alexander Barkalov, Larysa Titarenko, Kazimierz Krzywicki, Svetlana Saburova

    Published 2022-03-01
    “…In this paper, we discuss the implementation of Mealy finite state machines (FSMs) by circuits consisting of look-up tables (LUT). …”
    Get full text
    Article
  13. 13

    Improving Characteristics of LUT-Based Sequential Blocks for Cyber-Physical Systems by Alexander Barkalov, Larysa Titarenko, Kazimierz Krzywicki

    Published 2022-04-01
    “…In this article, we discuss a case when Mealy finite state machines (FSMs) represent behaviour of sequential devices. …”
    Get full text
    Article
  14. 14

    Improving Characteristics of FPGA-Based FSMs Representing Sequential Blocks of Cyber-Physical Systems by Alexander Barkalov, Larysa Titarenko, Kazimierz Krzywicki, Svetlana Saburova

    Published 2023-09-01
    “…This work proposes a method for hardware reduction in circuits of Mealy finite state machines (FSMs). The circuits are implemented as networks of interconnected look-up table (LUT) elements. …”
    Get full text
    Article