CPU Power Model for ARM Architecture Cloud Servers by JIN Yu-yan, YU Tian-hao, WANG Song-bo, LIN Wei-wei, PAN Yu-cong

Subjects: “…energy consumption optimization|power model|cpu heterogeneity|arm architecture…”
Get full text

Container Technologies for ARM Architecture: A Comprehensive Survey of the State-of-the-Art by Shahidullah Kaiser, Md. Sadun Haq, Ali Saman Tosun, Turgay Korkmaz

Subjects: “…ARM architecture…”
Get full text

Implementation of Manchester codec for information transmission systems based on AVR and ARM architecture microcontrollers by Sadchenko А. V., Kushnirenko O. A., Kushnirenko N. P., Sadchenko O. V., Troyanskiy O. V.

Get full text

Recent Advances in Nanoparticle Development for Drug Delivery: A Comprehensive Review of Polycaprolactone-Based Multi-Arm Architectures by Ridouan El Yousfi, Mohamed Brahmi, Mohammed Dalli, Nafea Achalhi, Omar Azougagh, Abdesselam Tahani, Rachid Touzani, Abderrahmane El Idrissi

“…This review focuses on examining the key variables that influence the customization of multi-arm architecture assemblies based on polycaprolactone and their impact on drug loading and delivery. …”
Get full text

Development of the mean for remote software update by N. I. Listopad, M. O. Pikuza

Subjects: Get full text

System Time Issues for the ARM Cortex A8 Processor by Irina Fedotova, Eduard Siemens

Subjects: Get full text

Collecting Profile Information Using Application Execution Traces for Static Optimizing Binary Translation by Sergey Lisitsyn

“…There are limitations on the use of this optimization on the ARM architecture due to the frequent lack of the ability to obtain profile information using hardware. …”
Get full text

Secure HIGHT Implementation on ARM Processors by Hwajeong Seo, Hyunjun Kim, Kyungbae Jang, Hyeokdong Kwon, Minjoo Sim, Gyeongju Song, Siwoo Uhm, Hyunji Kim

“…In the 32-bit word architecture (i.e., the 32-bit ARM architecture), four 8-bit operations are executed at once with the four-way SIMD instruction. …”
Get full text

Design of electrical system for exploration robot by ZHAI Guodong, SU Yixin, GAO Peiyua

“…In order to improve intelligence of exploration robot, an electrical system taking ARM architecture as core was designed. The system adopts techniques including 2.4 GHz wireless communication, closed-loop control of motors, control of multi degree of freedom mechanical arm and multi sensor information fusion to achieve functions of obstacle avoidance, obstacle crossing, positioning, communication and sensor measurement. …”
Get full text

Estimation of similarity between functions extracted from x86 executable files by Berta Katarina, Stojanović Saša, Cvetanović Miloš, Radivojević Zaharije

“…The goal of this paper is to evaluate whether the existing solution meant for ARM architecture can be applied to x86 architecture. The existing solution encompasses multiple approaches, but for the purpose of this paper three representative approaches are implemented; two are based on machine learning, and the third does not require previous knowledge. …”
Get full text

Data Alignment on Embedded CPUs for Programmable Control Devices by Marcin Hubacz, Bartosz Trybus

“…Tests of these methods are performed on several CPUs with ARM architecture (with variants), MIPS, RISC-V, Quark, and others, often used as hardware platforms for control devices. …”
Get full text

Study on Implementation and Optimization of ARM-based Image Geometric Transformation Library by WANG Lu-han, JIA Hai-peng, ZHANG Yun-quan, ZHANG Guang-ting

“…Intel integrated performance primitives is a high-performance multimedia acceleration library for signal and image processing.However,as of now,there is no high-performance IPP library based on the ARM architecture.This paper implements a high-performance algorithm library PerfIPP based on the ARM computing platform for basic image geometric transformation algorithms such as mirror,remap,and affine/perspective transformation.The PerfIPP,optimized through SIMD assembly,memory alignment,data pre-calculation,high-performance matrix optimization techniques,has significantly improved the performance of the above algorithms.At the same time,This paper summarizes the key technologies for the realization and optimization of image geometric transformation algorithms on the ARM computing platform by comparing the performance differences brought about by different instruction combinations,different instruction arrangements,and different access and storage methods.Experimental results show that,on the Huawei Kunpeng 920 platform,thePerfIPP proposed in this paper can achieve 108.08%~435.5% performance improvement in image transformation compared with the open source computer vision library while meeting accuracy.It also achieves 83.79% of the average performance of Intel IPP library on Intel Xeon E5-2640 processor.…”
Get full text

A Lightweight Network Deployed on ARM Devices for Hand Gesture Recognition by Mingyue Zhang, Zhiheng Zhou, Tianlei Wang, Wenlve Zhou

“…With the improvement of model feature extraction ability and the increase in the number of model parameters, it is becoming more challenging to achieve a small memory footprint on mobile devices based on an ARM architecture or CPU devices based on x86 architecture. …”
Get full text

Fuzzability Testing Framework for Incomplete Firmware Binary by Jiwon Jang, Gyeongjin Son, Hyeonsu Lee, Heesun Yun, Deokjin Kim, Sangwook Lee, Seongmin Kim, Daehee Jang

“…We evaluate FT-Framework using PX4 and ArduPilot firmwares which is based on 32-bit ARM architecture and demonstrate the efficacy of this approach and limitations.…”
Get full text

Parallel Implementations of ARIA on ARM Processors and Graphics Processing Unit by Siwoo Eum, Hyunjun Kim, Hyeokdong Kwon, Minjoo Sim, Gyeongju Song, Hwajeong Seo

“…The ARMv8 processor is the latest 64-bit ARM architecture and supports ASIMD for parallel implementations. …”
Get full text

Hyperledger Fabric Access Control System for Internet of Things Layer in Blockchain-Based Applications by Adnan Iftekhar, Xiaohui Cui, Qi Tao, Chengliang Zheng

“…Single board computers based on the ARM architecture are becoming increasingly powerful and popular in automation applications. …”
Get full text

Reference Architecture for Running Computationally Intensive Physics-Based Digital Twins of Heavy Equipment in a Heterogeneous Execution Environment by Victor Zhidchenko, Egor Startcev, Heikki Handroos

“…Experiments were performed using the Amazon cloud platform, an edge computing system represented by a single-board microcomputer based on ARM architecture, and a virtual machine on a desktop personal computer. …”
Get full text

LLVM RISC-V RV32X Graphics Extension Support and Characteristics Analysis of Graphics Programs by Peng Wang, Zhi-Bin Yu

“…The microarchitecture independent characteristics of the graphics rendering programs on the RISC-V architecture, X86 architecture, and ARM architecture are compared and analyzed at both the instruction level and memory level. …”
Get full text

Evaluation of next-generation high-order compressible fluid dynamic solver on cloud computing for complex industrial flows by R. Al Jahdali, S. Kortas, M. Shaikh, L. Dalcin, M. Parsani

“…In terms of time-to-solution, the Amazon Elastic Compute Cloud delivers the best performance, with the Graviton2 processors based on the Arm architecture being the fastest. However, the results also indicate that the Ibex nodes based on the AMD Rome architecture deliver good performance, close to those observed for the Amazon Elastic Compute Cloud. …”
Get full text

Hard-coded backdoor detection method based on semantic conflict by Anxiang HU, Da XIAO, Shichen GUO, Shengli LIU

“…The current router security issues focus on the mining and utilization of memory-type vulnerabilities, but there is low interest in detecting backdoors.Hard-coded backdoor is one of the most common backdoors, which is simple and convenient to set up and can be implemented with only a small amount of code.However, it is difficult to be discovered and often causes serious safety hazard and economic loss.The triggering process of hard-coded backdoor is inseparable from string comparison functions.Therefore, the detection of hard-coded backdoors relies on string comparison functions, which are mainly divided into static analysis method and symbolic execution method.The former has a high degree of automation, but has a high false positive rate and poor detection results.The latter has a high accuracy rate, but cannot automate large-scale detection of firmware, and faces the problem of path explosion or even unable to constrain solution.Aiming at the above problems, a hard-coded backdoor detection algorithm based on string text semantic conflict (Stect) was proposed since static analysis and the think of stain analysis.Stect started from the commonly used string comparison functions, combined with the characteristics of MIPS and ARM architectures, and extracted a set of paths with the same start and end nodes using function call relationships, control flow graphs, and branching selection dependent strings.If the strings in the successfully verified set of paths have semantic conflict, it means that there is a hard-coded backdoor in the router firmware.In order to evaluate the detection effect of Stect, 1 074 collected device images were tested and compared with other backdoor detection methods.Experimental results show that Stect has a better detection effect compared with existing backdoor detection methods including Costin and Stringer: 8 hard-coded backdoor images detected from image data set, and the recall rate reached 88.89%.…”
Get full text