Showing 1 - 20 results of 46 for search '"Asynchronous circuit"', query time: 0.19s Refine Results
  1. 1

    Asynchronous circuit compiler design by Tan, Lik Sin.

    Published 2010
    “…The report has elaborated the Final Year Project (FYP), namely Asynchronous Circuit Design Compiler. Asynchronous circuits have inherent advantages over synchronous circuits. …”
    Get full text
    Final Year Project (FYP)
  2. 2
  3. 3

    Verification of Building Blocks for Asynchronous Circuits by Freek Verbeek, Julien Schmaltz

    Published 2013-04-01
    “…Scalable formal verification constitutes an important challenge for the design of asynchronous circuits. Deadlock freedom is a property that is desired but hard to verify. …”
    Get full text
    Article
  4. 4

    Synthesis and testing of asynchronous circuits - micropipeline by Khaing, Kathy.

    Published 2008
    “…Regardless of how successful synchronous systems are, asynchronous design is an important research area since most of the asynchronous circuits provide higher performance. Since asynchronous circuits having no globally distributed clock, there are no problems about the clock skew occurring in synchronous systems. …”
    Get full text
    Thesis
  5. 5

    Asynchronous circuit design for VLSI signal processing / by Meng, Teresa H., Malik, Sharad

    Published 1994
    Subjects: “…Asynchronous circuits…”
  6. 6
  7. 7

    Using of asynchronous circuits to increase protection against side channels attacks by Igor A. Danilov, Pavel S. Dolotov

    Published 2022-06-01
    Subjects: “…side-channel attacks, asynchronous circuits, integrated circuits, information systems security.…”
    Get full text
    Article
  8. 8

    Multi-Threshold NULL Convention Logic (MTNCL): An Ultra-Low Power Asynchronous Circuit Design Methodology by Liang Zhou, Ravi Parameswaran, Farhad A. Parsan, Scott C. Smith, Jia Di

    Published 2015-05-01
    “…This paper develops an ultra-low power asynchronous circuit design methodology, called Multi-Threshold NULL Convention Logic (MTNCL), also known as Sleep Convention Logic (SCL), which combines Multi-Threshold CMOS (MTCMOS) with NULL Convention Logic (NCL), to yield significant power reduction without any of the drawbacks of applying MTCMOS to synchronous circuits. …”
    Get full text
    Article
  9. 9
  10. 10
  11. 11

    Design and Implementation of Asynchronous Processor on FPGA by Ziho Shin, Myeong-Hoon Oh

    Published 2022-01-01
    Subjects: “…Asynchronous circuits…”
    Get full text
    Article
  12. 12
  13. 13
  14. 14
  15. 15
  16. 16
  17. 17
  18. 18
  19. 19
  20. 20