Dynamic Power Consumption In CMOS N Bit Full-Adder Circuit by Amal Hasan, Qusay Al-Doori

Subjects: Get full text

Design and Analysis of Full Adder Using 0.6 Micron CMOS Technology by Lee Chen Fei, Siti Husna Abdul Rahman, Krishnan Subramaniam, Ahmad Anwar Zainuddin

Subjects: “…Full Adder…”
Get full text

Propose, Analysis and Simulation of an All Optical Full Adder Based on Plasmonic Waves using Metal-Insulator-Metal Waveguide Structure by Mohsen Olyaee, Mohammad Bagher Tavakoli, Abbas Mokhtari

Subjects: Get full text

Smart Logic-in-Memory Architecture for Low-Power Non-Von Neumann Computing by Tommaso Zanotti, Francesco Maria Puglisi, Paolo Pavan

Subjects: Get full text

A Novel High-Speed and Low-PDP Approximate Full Adder Cell for Image Blending by Seyed Hossein Shahrokhi, Mehdi Hosseinzadeh, Midia Reshadi, Saeid Gorgin

Subjects: Get full text

Tolerant and low power subtractor with 4:2 compressor and a new TG‐PTL‐float full adder cell by Ayoub Sadeghi, Nabiollah Shiri, Mahmood Rafiee, Rahim Ghayour

Subjects: Get full text

Design of ternary full-adder and full-subtractor using pseudo NCNTFETs by SV RatanKumar, L Koteswara Rao, M Kiran Kumar

Subjects: Get full text

Design of Low Power Full-Adder Circuit using Quantum-dot Cellular Automata by Faezeh Motalebi, Samira Sayedsalehi

Subjects: Get full text

A NOVEL DESIGN OF MULTIPLEXER BASED FULL-ADDER CELL FOR POWER AND PROPAGATION DELAY OPTIMIZATIONS by G. RAMANA MURTHY, C. SENTHILPARI, P. VELRAJKUMAR, LIM TIEN SZE

Subjects: Get full text

Feasibility of Cascadable Plasmonic Full Adder by Mitsuo Fukuda, Ryo Watanabe, Yuta Tonooka, Masashi Ota

Subjects: Get full text

Optimized design and performance analysis of novel comparator and full adder in nanoscale by Md. Abdullah-Al-Shafi, Ali Newaz Bahar

Subjects: Get full text

Area/latency optimized early output asynchronous full adders and relative-timed ripple carry adders by Balasubramanian, Parvathavarthini, Yamashita, Shigeru

Subjects: Get full text
Get full text

Two novel low-power and high-speed dynamic carbon nanotube full-adder cells by Eshghi Mohammad, Bagherizadeh Mehdi

Subjects: Get full text

Design of n-Bit Adder without Applying Binary to Quaternary Conversion by Walaa Khalaf, Dhafer Zaghar, Kadhum Al-majdi

Subjects: Get full text

Comparative Analysis of CMOS based Full Adders by Simulation in DSCH and Microwind by Sehan Amandu Gamage, Krishnan Subramaniam, Ahmad Anwar Zainuddin

Subjects: “…CMOS Full Adder…”
Get full text

Molecular Full Adder Based on DNA Strand Displacement by Wei Xiao, Xinjian Zhang, Zheng Zhang, Congzhou Chen, Xiaolong Shi

Subjects: Get full text

Design of Low Power Single-Bit Full-Adder Cell Based on Pass-Transistor Logic by Mehdi Sayyaf, Abdolrasool Ghasemi, Roozbeh Hamzehyan

Subjects: Get full text

An ultra-low power QCA based vedic multiplier for digital radar application by Rajender Daggula, Vasudeva Bevara

Subjects: Get full text

Design and Implementation of Novel Efficient Full Adder/Subtractor Circuits Based on Quantum-Dot Cellular Automata Technology by Mohsen Vahabi, Pavel Lyakhov, Ali Newaz Bahar

Subjects: Get full text

Ternary Toward Binary: Circuit-Level Implementation of Ternary Logic Using Depletion-Mode and Conventional MOSFETs by Hyundong Lee, Seonghoon Kim, Jongbeom Kim, Jaehoon Jeong, Jeonggyu Yang, Taigon Song

Subjects: Get full text