-
1
Co-decode algorithm of network coding with hardware logic
Published 2012-07-01Subjects: Get full text
Article -
2
Co-decode algorithm of network coding with hardware logic
Published 2012-07-01Subjects: “…network coding;coder;decoder;NetFPGA…”
Get full text
Article -
3
-
4
Source-controlled OpenFlow data plane
Published 2015-03-01Subjects: “…SDN;flow table;TCAM;vector address;NetFPGA…”
Get full text
Article -
5
Separating VNF and Network Control for Hardware‐Acceleration of SDN/NFV Architecture
Published 2017-08-01Subjects: Get full text
Article -
6
Study of wireless experiment platform in 60 GHz
Published 2016-03-01Subjects: “…wireless communication;60 GHz;NI USRP;NetFPGA;experiment platform…”
Get full text
Article -
7
Study of wireless experiment platform in 60 GHz
Published 2016-03-01Subjects: Get full text
Article -
8
Design and Implementation of Storage of Network Component Based on NetFPGA10G
Published 2014-09-01Subjects: Get full text
Article -
9
Real一time Network Flow Feature Extraction System Design
Published 2017-04-01Subjects: “…NetFPGA; network flow feature extraction; pipeline; Bob Jenkins hash algorithms…”
Article -
10
Design and Implementation of Storage of Network Component Based on NetFPGA10G
Published 2014-09-01Subjects: “…next generation network;network component;storage function;NetFPGA10G…”
Get full text
Article -
11
Deep packet inspection oriented high speed packet parsing architecture
Published 2013-06-01Subjects: Get full text
Article -
12
Deep packet inspection oriented high speed packet parsing architecture
Published 2013-06-01Subjects: “…packet parsing;deep packet inspection;binary trie; network security;reconfiguration;NetFPGA…”
Get full text
Article