-
15041
A compact hardware-software co-processing platform
Published 2015“…The single precision 32-bits floating-point adder was designed in HDL Verilog according to IEEE 754. …”
Get full text
Final Year Project (FYP) -
15042
PURWARUPA ROBOT LENGAN PEMILAH OBYEK BERDASARKAN WARNA
Published 2014“…Voltage value in the form of an analog value is then converted to a digital value by ADC 10 bits contained in the Arduino UNO . Then the algorithm of the entire system is run by an Arduino UNO so it can recognize the distinctive parameters of colored objects . …”
Thesis -
15043
The information on halo properties contained in spectroscopic observations of late-type galaxies
Published 2023“…Using the SPARC (Spitzer Photometry & Accurate Rotation Curves) sample, we find that fits to the full rotation curve exhibit a large variation in information gain between galaxies, ranging from ~1 to ~11 bits. The variation is predominantly caused by the vast differences in the number of data points and the size of velocity uncertainties between the SPARC galaxies. …”
Journal article -
15044
The information on halo properties contained in spectroscopic observations of late-type galaxies
Published 2022“…Using the SPARC sample, we find that fits to the full rotation curve exhibit a large variation in information gain between galaxies, ranging from ~1 to ~11 bits. The variation is predominantly caused by the vast differences in the number of data points and the size of velocity uncertainties between the SPARC galaxies. …”
Internet publication -
15045
Experimental investigation of silicon and silicon nitride platforms for phase change photonic in-memory computing
Published 2020“…We then successfully demonstrate single-pulse modulation using phase-change optical memory on silicon photonic waveguides and demonstrate efficient programming, memory retention, and readout of >4 bits of data per cell. Our approach paves the way for in-memory computing on the silicon photonic platform.…”
Journal article -
15046
Improved Algebraic Cryptanalysis of the Reduced-Round Advanced Encryption Standard
Published 2011“…NBC08 accepts an variable-length key up to 512 bits, which is an improved security/performance tradeoff over existing block ciphers. …”
Get full text
Thesis -
15047
Performance analysis and improvement of rabin primitive based cryptosystems
Published 2014“…But when the sizes of prime number increase to 2048-bits, ECC is faster than AAβ. Through research and analysis, we have found a new feature in AAβ cryptosystem can be enhanced which can result in increased speed on the decryption process. …”
Get full text
Thesis -
15048
-
15049
Prelayout Design Of Configurable Serdes For High Speed Signaling In Multidie Interconnect
Published 2016“…Conversion of parallel data bits into serial data streams before transmission effectively reduced the number of wires required for the interconnect. …”
Get full text
Thesis -
15050
Geometrical Space Diversity And Distributed Space Diversity Techniques For Wireless Communication Systems
Published 2013“…The proposed quantized equal-gain (QE) codebooks, requires the minimum number of feedback bits to form the beamforming vector. In the fourth stage, the proposed QE codebooks are employed to provide the distributed spatial diversity in a wireless relay network. …”
Get full text
Thesis -
15051
Chaotification Methods For Enhancing One-Dimension Digital Chaotic Maps For Applications In Cryptography
Published 2020“…To increase chaotic complexity and enlarge chaotic parameter range, the second method is proposed based on modifying chaotic state values by reversing the order of their fractional bits. To take advantage of the first two proposed methods, the third method is proposed based on a one-dimensional chaotic map and deterministic finite state machine under the control of bitwise permutations. …”
Get full text
Thesis -
15052
Chaotification Methods For Enhancing One-Dimension Digital Chaotic Maps For Applications In Cryptography
Published 2022“…To increase chaotic complexity and enlarge chaotic parameter range, the second method is proposed based on modifying chaotic state values by reversing the order of their fractional bits. To take advantage of the first two proposed methods, the third method is proposed based on a one-dimensional chaotic map and deterministic finite state machine under the control of bitwise permutations. …”
Get full text
Thesis -
15053
Implementing Mobile Communication System Using FPGA
Published 2006“…In this research, the simulation result for each part of encoder and decoder shows that 260 until 592 speech bits are gained in 20 ms based on the GSM standard. …”
Get full text
Monograph -
15054
Elliptic-curve cryptographic architectures for system-on-chip based on field programmable gate arrays
Published 2009“…The ECC hardware is designed and parameterized for key sizes of 163, 193, and 233 bits. The designs are described in Verilog and VHDL. …”
Get full text
Thesis -
15055
Coded collaborative spectrum sensing with joint channel decoding and decision fusion
Published 2015“…The design of the quantizer embeds the binary NP test outcome in the quantization bits. Using the JCDDF algorithm, we show that coded CSS paired even with a short (8,4) extended Hamming code outperforms not only uncoded CSS, but also schemes where channel decoding and decision fusion are executed separately. …”
Article -
15056
Support vector machine hardware accelerator for tongue colour diagnosis
Published 2020“…To further optimize the resource utilization, 18-bits IEEE-754 floating-point representations for the floating point units are used. …”
Get full text
Thesis -
15057
Implementation of fractal image compression on XPU architecture using intel oneAPI™ approach
Published 2022“…Images are stored and processed on computers as collections of bits representing pixels or points forming the picture elements. …”
Get full text
Thesis -
15058
Block-Based Discrete Wavelet Transform-Singular Value Decomposition Image Watermarking Scheme Using Human Visual System Characteristics
Published 2016“…The security issue is improved by encrypting a portion of the important information using Advanced Standard Encryption a key size of 192-bits (AES-192).…”
Get full text
Article -
15059
Reversible watermarking technique for fingerprint authentication based on DCT
Published 2020“…Two CTtransformed sub-vectors are employed to embed the bits of the watermark sequence in a differential scheme. …”
Get full text
Get full text
Conference or Workshop Item -
15060
Utilizing the roulette wheel based social network search algorithm for substitution box construction and optimization
Published 2023“…Results based on the construction of 8 × 8 substitution-box demonstrate that the proposed RWSNS exceeds other competing metaheuristic algorithms in two main S-box criteria, namely, the average nonlinearity score and strict avalanche criteria (i.e., SAC offset), whilst maintaining a commendable performance on bits independence criteria, differential approximation probability and linear approximation probability.…”
Get full text
Get full text
Article