Search alternatives:
farr » farry (Expand Search), farm (Expand Search), fare (Expand Search)
fair » air (Expand Search), pair (Expand Search), ftir (Expand Search)
fall » all (Expand Search), call (Expand Search), wall (Expand Search)
farr » farry (Expand Search), farm (Expand Search), fare (Expand Search)
fair » air (Expand Search), pair (Expand Search), ftir (Expand Search)
fall » all (Expand Search), call (Expand Search), wall (Expand Search)
-
21
Design of ultra low power 1-bit full adder cell for logic devices
Published 2019“…This in turn lead to development of an application which proved useful in substantial power consumption reduction in 1-bit Full Adder cell.…”
Get full text
Thesis -
22
-
23
WGS.101 Introduction to Women's and Gender Studies, Fall 2010
Published 2010Get full text
Learning Object -
24
-
25
Active control of broadband sound through the open aperture of a full-sized domestic window
Published 2021Get full text
Journal Article -
26
Estimating building vulnerability to volcanic ash fall for insurance and other purposes
Published 2018Get full text
Get full text
Journal Article -
27
-
28
Homogeneous finite-time consensus control for higher-order multi-agent systems by full order sliding mode
Published 2018Get full text
Get full text
Journal Article -
29
-
30
-
31
21W.784 Becoming Digital: Writing About Media Change, Fall 2005
Published 2005Get full text
Learning Object -
32
Solid-State P NMR, Far-IR, and Structural Studies on Two-Coordinate (Tris(2,4,6-trimethoxyphenyl)phosphine)copper(I) Chloride and Bromide
Published 1989“…The spectrum for each complex shows an asymmetric quartet centered at -65 ppm with highly asymmetric line spacings of 1.40, 2.21, and 2.50 kHz and 1.48, 2.17, and 2.43 kHz, respectively. …”
Article -
33
-
34
-
35
HST.950J / 6.872J Engineering Biomedical Information: From Bioinformatics to Biosurveillance, Fall 2005
Published 2005Get full text
Learning Object -
36
-
37
-
38
High speed low power CMOS data compressor design and analysis
Published 2019“…In this dissertation, different topologies of same one bit full adder performance is analysed in terms of total power consumption which includes static and dynamic power consumption, total delay which is the average of rise time and fall time delay and power delay product in the supply voltage range of 900mV to 1.1V and frequency range of 250 MHz to 1 GHz, as the specified standard operating voltage by TSMC for 40 nm node technology is 1.1 V. …”
Get full text
Thesis -
39
Overcoming the Expressivity-Efficiency Tradeoff in Program Induction
Published 2024Get full text
Thesis -
40
Task allocation and scheduling for distributed job execution
Published 2022Get full text
Thesis-Doctor of Philosophy