Showing 41 - 60 results of 8,624 for search '((peers OR checks) OR ((sees OR (speeds OR speed)) OR (beams OR bear)))*', query time: 0.21s Refine Results
  1. 41
  2. 42
  3. 43
  4. 44

    Investigation into the effect of process parameter on properties of AM parts - scan speed by Lau, Marilyn Li Qin

    Published 2016
    “…An experiment was conducted to investigate the influence of the laser scan speed on the mechanical properties of the printed parts.…”
    Get full text
    Final Year Project (FYP)
  5. 45

    High speed low power CMOS data compressor design and analysis by Radhakrishnan, Sathiya Priyanka

    Published 2019
    “…This dissertation aims in studying and analysing of lower power high-speed CMOS circuit for which full adder of different topologies are constructed to finally cascade it to form 4:2 and 8:2 CMOS data compressor. …”
    Get full text
    Thesis
  6. 46

    An enhanced low-power high-speed adder for error-tolerant application by Zhu, Ning, Goh, Wang Ling, Yeo, Kiat Seng

    Published 2010
    “…It not only consumes a lot of power but degrades the speed performance. By adopting an emerging concept in VLSI design and test—Error- Tolerance (ET), we managed to develop a novel Error-Tolerant Adder which we named the Type II (ETAII). …”
    Get full text
    Get full text
    Get full text
    Conference Paper
  7. 47
  8. 48

    Development of phosphorus containing compound semiconductor hetero-structures for high-speed applications by Zheng, Haiqun.

    Published 2008
    “…The work presented in this thesis was initiated by the desire to develop the phosphorus-containing heterostructures grown by solid source molecular beam epitaxy (SSMBE) for high speed and monolithic microwave integrated circuit (MMIC) applications. …”
    Get full text
    Thesis
  9. 49

    Modelling and various suppression techniques of cross-coupling in high-speed digital design by Wang, Lin Biao.

    Published 2009
    “…Furthermore, a wider bandwidth is resulted as the clock speed of the system increases. One of the major issues in SI is the effect of trace-to-trace coupling, or commonly known as crosstalk. …”
    Get full text
    Thesis
  10. 50

    High speed imaging of micro-sized droplet jetted on surface with wettability pattern by Lim, Chun Yee, Lam, Yee Cheong

    Published 2014
    “…Experimental results based on high speed imaging of micro-sized droplet jetted on a hydrophobic surface with hydrophilic lines are presented. …”
    Get full text
    Get full text
    Get full text
    Conference Paper
  11. 51

    Feasibility of high speed screw fastening operations in a mass manufacturing environment by Rege Abhijit Suresh

    Published 2008
    “…The purpose of this project was to study the process of high speed fastening to not only reduce the process time but also improve its efficiency. …”
    Get full text
    Thesis
  12. 52

    Understanding customer retrials in call centers: preferences for service quality and service speed by Hu, K, Allon, G, Bassamboo, A

    Published 2021
    “…<p><strong> Results: </p></strong> Our estimations confirm that high service quality and quick pickup speed reduce retrials. Moreover, we discover that private customers are more sensitive to quality but less sensitive to speed compared with business customers. …”
    Journal article
  13. 53
  14. 54
  15. 55
  16. 56
  17. 57

    Structural responses of secondary lining of high-speed railway tunnel excavated in loess ground by Zhang, Dingli, Fang, Qian, Li, Pengfei, Wong, Louis Ngai Yuen

    Published 2014
    “…To systematically study the mechanical properties and structural responses of the secondary lining for high-speed railway tunnels excavated in loess ground, on-site monitoring was performed to measure the contact pressure between the primary lining and secondary lining. …”
    Get full text
    Get full text
    Get full text
    Journal Article
  18. 58
  19. 59

    ASIC implementation of a high speed and low power scalar product computation unit by Low, Jeremy Yung Shern.

    Published 2009
    “…The project shows that the proposed inner product architecture has remarkable area reduction and commendable speed performance. Completion of the placement and routing process with detailed timing calculations and power analysis shall ensure the reliability of the 16-bit 15-element counter-based unsigned inner product processor chip.…”
    Get full text
    Final Year Project (FYP)
  20. 60