Showing 1 - 20 results of 86 for search '(all OR (ball OR hall)) (dragos OR ((amos OR cmos) OR dragna))*', query time: 0.17s Refine Results
  1. 1

    Nickel-silicided Schottky junction CMOS transistors with gate-all-around nanowire channels by Tang, L. J., Ho, C. K. F., Tan, Eu Jin, Pey, Kin Leong, Singh, Navab, Lo, Guo-Qiang, Chi, Dong Zhi, Chin, Yoke King, Lee, Pooi See

    Published 2012
    “…We demonstrate high-performance Schottky CMOS transistors with NiSi source/drain and gate-all-around (GAA) silicon nanowire (~5 nm) channels. …”
    Get full text
    Get full text
    Journal Article
  2. 2

    A crosstalk-immune sub-THz All-surface-wave I/O transceiver in 65-nm CMOS by Liang, Yuan, Boon, Chirn Chye, Yu, Hao

    Published 2020
    “…A surface-wave I/O transceiver is proposed and validated at 140 GHz in 65 nm CMOS. By generating, modulating and propagating surface plasmonic signal, the all-surface-wave I/O is prototyped with crosstalk-immune owning to the sub-wavelength localization of electromagnetic wave at the metal/dielectric interface. …”
    Get full text
    Conference Paper
  3. 3

    CMOS millimeter-wave transmitter design by Lin, Jiafu

    Published 2016
    “…On-chip compact power combiner with high isolation of 28.3 dB at 40 GHz has also been demonstrated for further development of transmitter. All those proposed ideas and demonstrations can be employed in efficient CMOS millimeter circuit design. …”
    Get full text
    Thesis
  4. 4
  5. 5

    Low power dual mode CMOS logic by Lei, Yuze

    Published 2014
    “…This is achieved with a simple and intuitive design concept.I use the software “Cadence” to compare performance, power dissipation, and speed of the presented DML gates to their CMOS and domino.The DML gates,CMOS and domino what have been mentioned above are all consisted of the NAND gate in this paper.…”
    Get full text
    Final Year Project (FYP)
  6. 6

    Circuit performance and sensitivity analysis of CMOS phase detectors by Soe Moe.

    Published 2008
    “…All the simulations are based on Chartered Semiconductor Manufacturing Ltd. …”
    Get full text
    Thesis
  7. 7
  8. 8

    High speed low power CMOS data compressor design and analysis by Radhakrishnan, Sathiya Priyanka

    Published 2019
    “…These schematic simulations are done in Cadence Virtuoso software with TSMC 40nm technology library and the results are studied and concluded saying transmission gate, dynamic logic and 10T XOR gates show better results among all in which transmission gate logic showed good performance results used to construct 4:2 and 8:2 CMOS data compressor.…”
    Get full text
    Thesis
  9. 9
  10. 10
  11. 11

    Fully-integrated CMOS building blocks for phase-locked loops in the multi-GHz range by Yu, Xiaopeng

    Published 2008
    “…The objective of this project is to design the most critical building blocks for the multi-GHz frequency synthesizers. All proposed circuits are realized on cost effective CMOS technology. …”
    Get full text
    Thesis
  12. 12
  13. 13
  14. 14
  15. 15
  16. 16
  17. 17
  18. 18
  19. 19
  20. 20

    A dual-loop clock and data recovery circuit with compact quarter-rate CMOS linear phase detector by Tan, Yung Sern, Yeo, Kiat Seng, Boon, Chirn Chye, Do, Manh Anh

    Published 2013
    “…Meanwhile, it has the least number of output signals among all the other linear PDs with UP pulse-widening technique. …”
    Get full text
    Get full text
    Journal Article