Showing 101 - 120 results of 958 for search '(case OR (full OR far)) 40', query time: 0.14s Refine Results
  1. 101
  2. 102
  3. 103
  4. 104
  5. 105
  6. 106
  7. 107
  8. 108
  9. 109

    Ultra-low power CMOS circuit for IoT by Lau, Fong Hou

    Published 2019
    “…Furthermore, the few proposed full adder topologies will go through simulations under the 40nm Cadence Virtuoso software based on nominal voltage supply of 1V to be scaled down to 0.45V or as low as possible till the output signal gets degraded. …”
    Get full text
    Final Year Project (FYP)
  10. 110
  11. 111
  12. 112
  13. 113

    High speed low power CMOS data compressor design and analysis by Radhakrishnan, Sathiya Priyanka

    Published 2019
    “…In this dissertation, different topologies of same one bit full adder performance is analysed in terms of total power consumption which includes static and dynamic power consumption, total delay which is the average of rise time and fall time delay and power delay product in the supply voltage range of 900mV to 1.1V and frequency range of 250 MHz to 1 GHz, as the specified standard operating voltage by TSMC for 40 nm node technology is 1.1 V. …”
    Get full text
    Thesis
  14. 114
  15. 115
  16. 116
  17. 117
  18. 118
  19. 119
  20. 120