-
101
-
102
Performant almost-latch-free data structures using epoch protection in more depth
Published 2024Get full text
Article -
103
-
104
-
105
-
106
Depth-optimized quantum circuits for ASCON: AEAD and HASH †
Published 2024Get full text
Journal Article -
107
-
108
-
109
Ultra-low power CMOS circuit for IoT
Published 2019“…Furthermore, the few proposed full adder topologies will go through simulations under the 40nm Cadence Virtuoso software based on nominal voltage supply of 1V to be scaled down to 0.45V or as low as possible till the output signal gets degraded. …”
Get full text
Final Year Project (FYP) -
110
-
111
-
112
-
113
High speed low power CMOS data compressor design and analysis
Published 2019“…In this dissertation, different topologies of same one bit full adder performance is analysed in terms of total power consumption which includes static and dynamic power consumption, total delay which is the average of rise time and fall time delay and power delay product in the supply voltage range of 900mV to 1.1V and frequency range of 250 MHz to 1 GHz, as the specified standard operating voltage by TSMC for 40 nm node technology is 1.1 V. …”
Get full text
Thesis -
114
-
115
Human comfort in indoor environment : a review on assessment criteria, data collection and data analysis methods
Published 2020Get full text
Journal Article -
116
An ultrastable lithium metal anode enabled by designed metal fluoride spansules
Published 2020Get full text
Journal Article -
117
Android mobile-platform-based image reconstruction for photoacoustic tomography
Published 2023Get full text
Journal Article -
118
Designing initiatives for vulnerable families : from theory to design in Sydney, Australia
Published 2020Get full text
Journal Article -
119
Overseas investment : the Singapore experience in China, India and Vietnam.
Published 2013Get full text
Final Year Project (FYP) -
120