-
1
Time-multiplexed FPGA overlays with linear interconnect
प्रकाशित 2018“…Sharing the FUs among kernel operations should significantly reduce the FPGA resource overhead compared to an SC overlay which requires one FU for each operation along with a fully functional routing network to support connections to neighboring FUs. …”
पूर्ण पाठ प्राप्त करें
पूर्ण पाठ प्राप्त करें
थीसिस -
2