Design of 477MHZ mixed signal phase - locked loop (PLL) for CMOS RF transceiver /

Similar Items

• Design of 477MHZ mixed signal phase - locked loop (PLL) for CMOS RF transceiver [electronic resource] /
  by: Nurul'ain Fadzli, et al.
  Published: (2007)
• Design of phase detector and frequency divider in phase-locked loop (PLL) /
  by: 286726 Charlene Isabella Raynold, et al.
  Published: (2007)
• Analog CMOS Voltage Controlled Oscillator (VCO) in Phase Locked Loop (PLL) /
  by: 226079 Khaw, Vern Shyn
  Published: (2005)
• Design methodology for RF CMOS phase locked loops /
  by: 414475 Quemada, Carlos, et al.
  Published: (2009)
• Design of 25MHz digital phase locked loop /
  by: 171108 Ng, Sze Keat
  Published: (2005)