A systolic array for convolution /
12
Main Authors: | 348222 Harun Ismail, Loh, Sun Meng |
---|---|
Format: | |
Subjects: |
Similar Items
-
Implementation of full systolic-array architecture on FPGA for image filtering application /
by: Tew, Yan Fen, 1991-, et al.
Published: (2015) -
VLSI architectures for dynamic time warping using systolic arrays /
by: 318625 Jutand, F., et al. -
Implementation of full systolic-array architecture on FPGA for image filtering application [electronic resource] /
by: Tew, Yan Fen, 1991-, et al.
Published: (2015) -
Hardware acceleration of 2D convolution using systolic array /
by: Wong, Xue Yuan, 1991-, author, et al.
Published: (2015) -
Hardware acceleration of 2D convolution using systolic array [electronic resource] /
by: Wong, Xue Yuan, 1991-, author
Published: (2015)