VLSI and parallel computing for pattern recognition and artificial intelligence /

類似資料

• Parallel processing architecture and VLSI hardware /
  著者:: 276774 Decegama, Angel L.
  出版事項: (1989)
• Algorithms and parallel VLSI architecture II : proceedings /
  著者:: International Workshop on Algorithms and Parallel VLSI Architectures (2nd: 1991 : Chateau de Bonas, France), 等
  出版事項: (1992)
• VLSI design of 8X8 BIT unsigned parallel multiplier using L. Dadda reduction tree method /
  著者:: 400179 Fadzlan Mohamad, 等
  出版事項: (2004)
• VLSI design of 8X8 BIT unsigned parallel multiplier using L.DADDA reduction tree method [electronic resource /
  著者:: 400179 Fadzlan Mohamad, 等
  出版事項: (2004)
• A VLSI computing structure array processor /
  著者:: Loh, Sun Meng, author, 等
  出版事項: (1993)