Rekaan litar single precision floating point square rooter menggunakan VHDL /

Rekaan litar single precision floating point square rooter menggunakan VHDL /

Project Paper (Sarjana Muda Kejuruteraan (Elektrik - Komputer)) - Universiti Teknologi Malaysia, 2004

Bibliographic Details
Main Authors: 400216 Yuzlinawati Ismail, Muhammad Nadzir Marsono, supervisor, Fakulti Kejuruteraan Elektrik
Format:
Published: 2004
Subjects:
Field programmable gate arrays
Electronic circuit design
Square root

Similar Items