Skip to content
VuFind
English
Deutsch
Español
Français
Italiano
日本語
Nederlands
Português
Português (Brasil)
中文(简体)
中文(繁體)
Türkçe
עברית
Gaeilge
Cymraeg
Ελληνικά
Català
Euskara
Русский
Čeština
Suomi
Svenska
polski
Dansk
slovenščina
اللغة العربية
বাংলা
Galego
Tiếng Việt
Hrvatski
हिंदी
Հայերէն
Українська
Sámegiella
Монгол
Language
All Fields
Title
Author
Subject
Call Number
ISBN/ISSN
Tag
Find
Advanced
Topology for hybrid trinary mu...
Cite this
Text this
Email this
Print
Export Record
Export to RefWorks
Export to EndNoteWeb
Export to EndNote
Permanent link
Topology for hybrid trinary multilevel inverter /
Project Paper (Sarjana Muda Kejuruteraan (Elektrik)) - Universiti Teknologi Malaysia, 2005
Bibliographic Details
Main Authors:
195523 Chan, Jhan Yhee
,
Shahrin Md. Ayob, supervisor
,
Fakulti Kejuruteraan Elektrik
Format:
Language:
eng
Published:
2005
Subjects:
High voltages
Topology
Holdings
Description
Similar Items
Staff View
Similar Items
Design and implementation of new multilevel inverter topology for trinary sequence using unipolar pulsewidth modulation
by: Prabaharan, N., et al.
Published: (2020)
Static compensator multilevel inverter for SAG mitigation /
by: 200484 Ehsan Najafi, et al.
Published: (2011)
Static compensator multilevel inverter for SAG mitigation [electronic resource] /
by: 200484 Ehsan Najafi, et al.
Published: (2011)
Transformer-less multilevel inverter (TMLI) with reduced device count and voltage stress
by: Kasinath Jena, et al.
Published: (2024-03-01)
Single phase asymmetrical multilevel inverter topology with reduced device count /
by: M. Saad Arif, 1981-, author 644761, et al.
Published: (2022)