Design & implementation (VLSI) of an all digital phase locked loop (ADPLL) /
Project Paper (Sarjana Muda Kejuruteraan (Elektrik - Elektronik)) - Universiti Teknologi Malaysia, 2005
| Main Author: | |
|---|---|
| Format: | |
| Language: | eng |
| Published: |
Skudai : Universiti Teknologi Malaysia,
2005
|
| Subjects: |